













	1	2	3	4	5	
A	Sheet: Connectors_ IO  File: target.sch		Sheet: Power  File: power.sch			
B	Sheet: FPGA Programming  File: fpgaprogram.sch		Sheet: FPGA 1  File: fpga 1.sch			
C	Sheet: User Button and IO  File: User Button and IO.sch		Sheet: FPGA 2  File: FPGA 2.sch			
D	Sheet: FPGA Power  File: fpgapower.sch		<div> <div> <div> <div>H1</div> <div>MountingHole</div> </div> <div> <div>H2</div> <div>MountingHole</div> </div> <div> <div>H3</div> <div>MountingHole</div> </div> <div> <div>H4</div> <div>MountingHole</div> </div> </div> <div> <div> <div>cerg:cerg</div> <div>CERG-Logo</div>  </div> </div> </div>		<div> <div> <div>Project: FOBOS Artix-7 a12t DUT</div> <div>Author: Jens-Peter Kaps, Eddie Ferrufino</div> <div>Copyright © Cryptographic Engineering Research Group</div> <div>License: Apache License Version 2.0</div> <div>Cryptographic Engineering Research Group</div> </div> <div> <div>Sheet: /</div> <div>File: dut-artix7-a12t.sch</div> </div> <div> <div>Title: FOBOS Artix-7 a12t DUT</div> </div> <div> <div>Size: USLetter</div> <div>Date: 2020-07-28</div> </div> <div> <div>KiCad E.D.A. kicad (5.1.7)-1</div> <div>Rev: 1.0</div> </div> <div> <div>Id: 1/8</div> </div> </div> <div>  </div>	
	1	2	3	4	5	





Rev: 1.0
Id: 3/8





Project: FOBOS Artix-7 a12t DUT		
Author: Jens-Peter Kaps, Eddie Ferrufino		
Copyright © Cryptographic Engineering Research Group		
License: Apache License Version 2.0		
Cryptographic Engineering Research Group		
Sheet: /User Button and IO/		
File: User Button and IO.sch		
Title: FOBOS Artix-7 a12t DUT – User Buttons and I/O		
Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad (5.1.7)–1		Id: 6/8





Project: FOBOS Artix-7 a12t DUT		
Author: Jens-Peter Kaps, Eddie Ferrufino		
Copyright © Cryptographic Engineering Research Group		
License: Apache License Version 2.0		
Cryptographic Engineering Research Group		
Sheet: /FPGA 2/		
File: FPGA 2.sch		
Title: FOBOS Artix-7 a12t DUT – FPGA Part 2		
Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad (5.1.7)–1		Id: 8/8