THIẾT KẾ HỆ THỐNG SỐ VỚI HDL BÀI THỰC HÀNH 4

GVHD: Tạ Trí Đức

Sinh viên thực hiện: Phạm Quốc Tiến – 22521472

1) Thiết kế ALU

Code:


```
module ALU(A, B, S, M, F, add sub overflow, zero);
     input signed [31:0] A, B;
     input [1:0] S, M;
     output reg [31:0] F;
 5
     output reg add sub overflow;
 6
     output reg zero;
 7
     always @(*)
 8 ⊟begin
9
   add sub overflow = 0;
10 Ecase({M, S})
        0: F = \sim A;
11
12
        1: F = A \& B;
13
        2: F = A ^ B;
14
        3: F = A \mid B;
15
        4: F = A - 1;
16 ⊟
       5: begin
17
           F = A + B;
18
           if((A[31] == B[31]) && (A[31] != F[31]))
19
              add sub overflow = 1;
20
           end
21 ⊟
       6: begin
22
           F = A - B;
23
           if((A[31] != B[31]) && (A[31] != F[31]))
24
              add sub overflow = 1;
25
           end
26
        7: F = A + 1;
27
        8: F = A < B;
28
        9: F = A == B;
29
        10: F = A > B;
30
        default: F = 32'bZ;
31
    endcase
32
     zero = (F==0);
    end
33
     endmodule
34
```

RTL:

Testbench:

```
`timescale 1ns/1ps
  2
      module testbench;
 3
      reg [1:0] S, M;
  4
      wire [31:0] F;
  5
      reg [31:0] A, B;
      wire add sub overflow, zero;
  8
     \squareALU something(.M(M), .S(S), .A(A), .B(B), .F(F),
     L.add_sub_overflow(add_sub_overflow), .zero(zero));
 9
10
      MUX2 1 something(.S(S[0]), .A(A), .B(B), .F(F));
11
12
13
      initial
14
     ⊟begin
15
          A=$random;
16
          B=$random;
17
     fork
18
19
             \{M, S\} = 0;
20
             #5 \{M, S\} = 1;
21
             #10 \{M, S\} = 2;
22
             #15 \{M, S\} = 3;
23
             #20 \{M, S\} = 4;
24
             #25 \{M, S\} = 5;
25
             #30 \{M, S\} = 6;
26
             #35 \{M, S\} = 7;
27
             #40 \{M, S\} = 8;
28
             #45 \{M, S\} = 9;
29
             #50 \{M, S\} = 10;
30
             #55 $stop;
31
32
             S[0] = 0;
33
             #5 S[0] = 1;
34
             #10 $stop;
35
36
           join
37
       end
38
       endmodule
```

Sóng mô phỏng:




2) Thiết kế Mux2_1 32bits

Code:

```
1  module MUX2_1(A, B, F, S);
2  output reg [31:0] F;
3  input [31:0] A, B;
4  input S;
5  always @(*)
6  F = S ? A : B;
7  endmodule
8
```

RTL:



Testbench:

```
`timescale 1ns/1ps
 2
      module testbench;
 3
      reg [1:0] S, M;
 4
      wire [31:0] F;
 5
      reg [31:0] A, B;
 6
      wire add sub overflow, zero;
 7
 8
      ALU something (.M(M), .S(S), .A(A), .B(B), .F(F),
 9
      .add sub overflow(add sub overflow), .zero(zero));
10
      */
11
      MUX2 1 something(.S(S[0]), .A(A), .B(B), .F(F));
12
13
      initial
14
    ⊟begin
15
         A=$random;
16
         B=$random;
17
         fork
    18
         /*
19
            \{M, S\} = 0;
20
            #5 \{M, S\} = 1;
21
            #10 \{M, S\} = 2;
22
            #15 \{M, S\} = 3;
23
            #20 \{M, S\} = 4;
24
            #25 \{M, S\} = 5;
25
            #30 \{M, S\} = 6;
26
            #35 \{M, S\} = 7;
27
            #40 \{M, S\} = 8;
28
            #45 \{M, S\} = 9;
29
            #50 \{M, S\} = 10;
30
            #55 $stop;
31
32
            S[0] = 0;
33
            #5 S[0] = 1;
34
            #10 $stop;
                  . - - - - - ,
35
     end
          join
36
37
      endmodule
```

Sóng mô phỏng:

