NATIONAL UNIVERSITY OF HO CHI MINH CITY UNIVERSITY OF INFORMATION TECHNOLOGY FACULTY OF COMPUTER ENGINEERING

LECTURE

Subject: VERILOG Hardware Description Language

Chapter3: Modules and Hierarchical structure

Lecturer: Lam Duc Khai

Agenda

- 1. Chapter 1: Introduction (Week1)
- 2. Chapter 2: Fundamental concepts (Week1)
- 3. Chapter 3: Modules and hierarchical structure (Week2)
- 4. Chapter 4: Primitive Gates Switches User defined primitives (Week2)
- 5. Chapter 5: Structural model (Week3)
- 6. Chapter 6: Behavioral model Combination circuit (Week4)
- 7. Chapter 7: Behavioral model Sequential circuit (Week5)
- 8. Chapter 8: Tasks and Functions (Week6)
- 9. Chapter 9: State machines (Week6)
- 10. Chaper 10: Testbench and verification (Week7)



Agenda

- 3. Chapter 3: Module and Hierarchical structure
 - Hierarchical structure
 - Modules
 - > Instances

COMPUTER ENGINEERING




Hierarchical structure

• The Verilog HDL supports a hierarchical hardware description structure by allowing modules to be embedded within other modules. Higher level modules create instances of lower level modules and communicate with them through input, output, and bidirectional ports. These module input/output (I/O) ports can be scalar or vector.

COMPUTER ENGINEERING




≻Top-down design methodology





≻Bottom-up design methodology







➤ Design Methodologies

- A **combination** of top-down and bottom-up flows is typically used
 - Design architects define the specifications of the top-level block
 - Logic designers break up the functionality into blocks and sub-blocks.
 - At the same time, circuit designers are designing optimized circuits for leaf-level cells. They build higher-level cells by using these leaf cells.
 - The flow meets at an intermediate point




Example: 4-bit Ripple Carry Counter





Ripple Carry Counter

T-flipflop





Modules

- A module is the basic building block in Verilog
 - Can be an element or a collection of lower-level design blocks
 - Provide functionality for higher-level block through its port interface
 - Hide internal implementation
 - Is used at many places in the design
 - Allows designers modify module internals without effecting the rest of design



➤ Typical Module Components Diagram

Module name, Port list (optional, if there are ports)

Port declarations

Parameter list

Declaration of variables (wires, reg, integer etc.)

Instantiation of inner (lower-level) modules

Structural statements (i.e., assign and gates)


Procedural blocks (i.e., always and initial blocks)

Tasks and functions

endmodule declaration



Example: 4-bit Ripple Carry Counter





➤ Module description

module module name (port name, port name,...);
module_port declaration
data type declaration
logic description part
endmodule

A module definition

module

A part of a chip, or whole the chip

The file name for RTL source must be

"module name.v"




Module_port declaration


```
module module name (port name, port name,...);
```

```
input <port_size> port name, port name, ...;
output <port_size> port name, port name, ...;
inout <port_size> port name, port name, ...;
```

```
module data_conv ( a, b, ...);
input [3:0] a;
input [7:0] b;
output [3:0] e, f;
output [15:0] g;
inout c, d;
```







General rule (with few exceptions) Ports in all modules except for the stimulus module should be wire. Stimulus module has registers to set data for internal modules and wire ports only to read data from internal modules4



➤ Data type declaration

```
module module name ( port name, port name,...);

module_port declaration


Data type declaration

for net data type

wire <size> variable name, variable name, ...;

wire <size> variable name, variable name, ...;
```

```
wire [3:0] a;
wire [7:0] b;
wire c, d;
wire [3:0] f;
wire [7:0] q1, q2, q3, q4;
wire sel3, ...;
....
```



15



➤ Data type declaration (Cont'd)

module *module name* (*port name*, *port name*,...);

module_port declaration

Define signals which are output of FF, registers, and other memory elements as register type variable.

Data type declaration

for register data type

reg <size> variable name, variable name, ...;

reg <size> variable name, variable name, ...;

module




Note:

Output does not have to be declared as register data type

Input (inout) must not be declared as register data type



Example: Mistakes and correct on register and net data type




The output of memory element must be defined as *reg*

They must be defined as wire at these points.






Example: Mistakes and correct on register and net data type (Cont'd)





Example: Mistakes and correct on register and net data type (Cont'd)





➤ Logic description part (Cont'd)

module module name (port name, port name,...);

module_port declaration

Data type declaration

Logic description part

endmodule

The main part of logic is written here.

module


Logic is coded in this part using various operator including connections to lower level blocks.

е



Instances

Example: 4-bit Ripple Carry Counter





Instances (Cont'd)

➤ Connecting module instance ports by ordered list

The port expressions listed for the module instance shall be in the same order as the ports listed in the module declaration.

```
module topmod;
wire [4:0] v;
wire a,b,c,w;
modB b1 (v[0], v[3], w, v[4]);
endmodule
module modB (wa, wb, c, d);
inout wa, wb;
input c, d;
tranif1 g1 (wa, wb, cinvert);
not #(2, 6) n1 (cinvert, int);
and #(6, 5) g2 (int, c, d);
endmodule
```



Instances (Cont'd)

➤ Connecting module instance ports by name

Connections are made by name, the order in which they appear is irrelevant.

```
module topmod;
wire [4:0] v;
wire a,b,c,w;
modB \ b1 \ (.wb(v[3]),.wa(v[0]),.d(v[4]),.c(w));
endmodule
module modB(wa, wb, c, d);
inout wa, wb;
input c, d;
tranif1 g1(wa, wb, cinvert);
not #(6, 2) n1(cinvert, int);
and #(5, 6) g2(int, c, d);
endmodule
```





COMPUTER ENGINEERING