Khối PC

```
module register
 2
    □ (
3
        input clk,
        input rst n,
 5
        input [31:0] pc_new,
 6
        output reg [31:0] pc
7
     );
 8
     always @(posedge clk or posedge rst n)
 9
         if(rst n)
10
           pc \le {32{1'b0}};
11
12
        else
13
            pc <= pc new;
     endmodule
14
15
```

Khối Rom

```
module rom
 2
    □ (
 3
        input [5:0] imAdrr,
        output [31:0] imData
 4
 5
        reg [31:0] rom [64 - 1:0];
 6
        assign imData = rom[imAdrr];
 8
 9
        initial begin
            $readmemh("program.hex", rom);
10
11
        end
12
     endmodule
```

Khối Register File

```
module register file
 2
    ⊟ (
 3
         input clk,
 4
         input [4:0] a1,
 5
         input [4:0] a2,
 6
         input [4:0] a3,
 7
         input [31:0] wd3,
 8
         input we3,
 9
         output [31:0] rd1,
10
         output [31:0] rd2
11
12
        reg [31:0] rf [31:0];
        assign rd1 = (a1 != 0) ? rf[a1] : 32'b0;
13
         assign rd2 = (a2 != 0) ? rf[a2] : 32'b0;
14
15
         always @ (posedge clk)
16
            if(we3) rf[a3] <= wd3;
17
     endmodule
```

Khối Ram

```
module ram
 2
    □ (
 3
         input clk,
 4
         input [31:0] a,
 5
         input we,
 6
         input [31:0] wd,
 7
         output [31:0] rd
 8
     L);
 9
         reg [31:0] ram [64 - 1:0];
10
         assign rd = ram [a[31:2]];
11
         always @(posedge clk)
12
            if (we)
13
               ram[a[31:2]] \le wd;
14
      endmodule
```

Khối ALU

```
module alu
 2
    □ (
 3
        input [31:0] srcA,
 4
        input [31:0] srcB,
 5
        input [3:0] oper,
 6
        input [4:0] shift,
 7
        output zero,
 8
        output reg [31:0] result
    L);
 9
10
    ⊟always @ (*) begin
11
        case (oper)
12
           default : result = srcA + srcB;
13
           4'b00000 : result = ~srcA;
14
           4'b0001 : result = srcA & srcB;
15
           4'b0010 : result = srcA ^ srcB;
16
           4'b0011 : result = srcA | srcB;
17
           4'b0100 : result = srcA - 1;
18
           4'b0101 : result = srcA + srcB;
19
           4'b0110 : result = srcA - srcB;
20
           4'b0111 : result = srcA + 1;
21
           4'b1000 : result = (srcA < srcB) ? 1 : 0;
22
           4'b1010 : result = srcB << shift;
23
           4'b1011 : result = srcB >> shift;
24
           4'b1100 : result = (srcB << 16);
25
        endcase
    end
26
27
        assign zero = (result == 0);
28
     endmodule
```

Khối Control

```
module control unit
 2
    ⊟ (
        input [5:0] opcode,
 3
 4
        input [5:0] funct,
 5
        output reg condZero,
 6
        output reg branch,
 7
        output reg regWrite,
 8
        output reg [1:0] regDst,
 9
        output reg ALUSrc,
10
        output reg [3:0] ALUOp,
11
        output reg [1:0] pcSrc,
12
        output reg memWrite,
13
        output reg [1:0] memToReg
    );
14
15
16 ⊟always @(*) begin
17
   case (opcode)
18 ⊟
              6'b0: begin
19 ⊟
                 case (funct)
20 ⊟
                    6'b100001: begin
21
                       ALUOp = 4'b0101;
22
                       regDst = 2'b01;
23
                       regWrite = 1;
24
                       branch = 0;
25
                       condZero = 0;
26
                       ALUSrc = 0;
27
                       memWrite = 0;
28
                       memToReg = 2'b00;
29
                       pcSrc = 2'b00;
30
                    end
31
                    6'b100011: begin
    32
                       ALUOp = 4'b0110;
33
                       regDst = 2'b01;
34
                       regWrite = 1;
```

```
---
35
                        branch = 0;
36
                        condZero = 0;
37
                        ALUSrc = 0;
38
                        memWrite = 0;
39
                        memToReg = 2'b00;
40
                        pcSrc = 2'b00;
41
                     end
42
    6'b100100: begin
43
                        ALUOp = 4'b0001;
44
                        regDst = 2'b01;
45
                        regWrite = 1;
                        branch = 0;
46
47
                        condZero = 0;
48
                        ALUSrc = 0;
49
                        memWrite = 0;
50
                        memToReg = 2'b00;
51
                        pcSrc = 2'b00;
52
                     end
53
                     6'b100101: begin
    ALUOp = 4'b0011;
54
55
                        regDst = 2'b01;
56
                        regWrite = 1;
57
                        branch = 0;
58
                        condZero = 0;
59
                        ALUSrc = 0;
60
                        memWrite = 0;
61
                        memToReg = 2'b00;
                        pcSrc = 2'b00;
62
63
                     end
64
                     6'b100110: begin
    65
                        ALUOp = 4'b0010;
                       regDst = 2'b01;
66
67
                       regWrite = 1;
```

```
68
                        branch = 0;
69
                        condZero = 0;
70
                        ALUSrc = 0;
71
                        memWrite = 0;
72
                        memToReg = 2'b00;
73
                       pcSrc = 2'b00;
74
                    end
75
                     6'b101011: begin
    76
                        ALUOp = 4'b1000;
77
                        regDst = 2'b01;
78
                        regWrite = 1;
79
                        branch = 0;
80
                        condZero = 0;
81
                        ALUSrc = 0;
82
                        memWrite = 0;
83
                       memToReg = 2'b00;
84
                       pcSrc = 2'b00;
85
                    end
86
                     6'b0: begin
    ALUOp = 4'b1010;
87
88
                        regDst = 2'b01;
89
                        regWrite = 1;
90
                       branch = 0;
91
                        condZero = 0;
92
                       ALUSrc = 0;
93
                        memWrite = 0;
94
                       memToReg = 2'b00;
95
                       pcSrc = 2'b00;
96
                     end
97
    6'b000010: begin
```

```
o booodio. begin
 98
                         ALUOp = 4'b1011;
 99
                         regDst = 2'b01;
100
                        regWrite = 1;
101
                         branch = 0;
102
                         condZero = 0;
103
                         ALUSrc = 0;
104
                         memWrite = 0;
105
                         memToReg = 2'b00;
106
                         pcSrc = 2'b00;
107
                      end
108
                      6'b001000: begin
     109
                         ALUOp = 4'b0110;
110
                         regDst = 2'b01;
111
                         regWrite = 0;
112
                         branch = 0;
113
                         condZero = 0;
114
                         ALUSrc = 0;
115
                         memWrite = 0;
                         memToReg = 2'b00;
116
                         pcSrc = 2'b10;
117
118
                      end
119
                      default: begin
                          ALUOp = 4'b00000;
120
121
                          regDst = 2'b00;
122
                          regWrite = 0;
123
                          branch = 0;
124
                          condZero = 0;
125
                          ALUSrc = 0;
126
                          memWrite = 0;
127
                          memToReg = 2'b00;
```

```
pcSrc = 2'b00;
128
129
                      end
130
                   endcase
131
                end
132
                6'b001001: begin
     133
                   ALUOp = 4'b0101;
                   regDst = 2'b00;
134
135
                   regWrite = 1;
136
                   branch = 0;
137
                   condZero = 0;
138
                   ALUSrc = 1;
139
                   memWrite = 0;
                   memToReg = 2'b00;
140
                  pcSrc = 2'b00;
141
142
                end
143
                6'b001100: begin
144
                  ALUOp = 4'b0001;
145
                   regDst = 2'b00;
146
                   regWrite = 1;
147
                   branch = 0;
148
                   condZero = 0;
149
                   ALUSrc = 1;
150
                   memWrite = 0;
151
                   memToReg = 2'b00;
152
                   pcSrc = 2'b00;
153
                end
154
     6'b001101: begin
155
                   ALUOp = 4'b0011;
156
                  regDst = 2'b00;
157
                   regWrite = 1;
```

```
158
                  branch = 0;
159
                   condZero = 0;
160
                   ALUSrc = 1;
161
                   memWrite = 0;
                  memToReg = 2'b00;
162
163
                   pcSrc = 2'b00;
164
                end
                6'b001011: begin
165
     166
                   ALUOp = 4'b1000;
                   regDst = 2'b00;
167
168
                   regWrite = 1;
169
                  branch = 0;
170
                   condZero = 0;
171
                   ALUSrc = 1;
                  memWrite = 0;
172
173
                   memToReq = 2'b00;
174
                  pcSrc = 2'b00;
175
                end
176
                6'b001111: begin
     177
                   ALUOp = 4'b1100;
178
                  regDst = 2'b00;
179
                   regWrite = 1;
180
                  branch = 0;
181
                   condZero = 0;
182
                   ALUSrc = 1;
183
                   memWrite = 0;
                   memToReg = 2'b00;
184
185
                  pcSrc = 2'b00;
186
               end
187
                6'b000100: begin
```

```
187
                6'b000100: begin
     \Box
188
                   ALUOp = 4'b0110;
189
                   regDst = 2'b00;
190
                   regWrite = 0;
191
                   branch = 1;
192
                   condZero = 1;
193
                   ALUSrc = 1;
194
                   memWrite = 0;
195
                   memToReg = 2'b00;
196
                   pcSrc = 2'b00;
197
                end
198
                6'b000101: begin
199
                   ALUOp = 4'b0110;
200
                   regDst = 2'b00;
201
                   regWrite = 0;
202
                   branch = 1;
203
                   condZero = 0;
204
                   ALUSrc = 1;
205
                   memWrite = 0;
206
                   memToReg = 2'b00;
207
                   pcSrc = 2'b00;
208
                end
209
     6'b100011: begin
210
                   ALUOp = 4'b0101;
211
                   reqDst = 2'b00;
212
                   regWrite = 1;
                   branch = 0;
213
214
                   condZero = 0;
```

```
215
                  ALUSrc = 1;
216
                  memWrite = 0;
217
                  memToReg = 2'b01;
218
                  pcSrc = 2'b00;
219
               end
220
               6'b101011: begin
     221
                  ALUOp = 4'b0101;
222
                  regDst = 2'b00;
223
                  regWrite = 0;
224
                  branch = 0;
225
                  condZero = 0;
226
                  ALUSrc = 1;
227
                  memWrite = 1;
228
                  memToReg = 2'b00;
229
                  pcSrc = 2'b00;
230
               end
231
     6'b000010: begin
232
                  ALUOp = 4'b0110;
233
                  regDst = 2'b00;
234
                  regWrite = 0;
                  branch = 0;
235
236
                  condZero = 0;
237
                  ALUSrc = 0;
238
                  memWrite = 0;
239
                  memToReg = 2'b00;
240
                  pcSrc = 2'b01;
241
               end
               6'b000011: begin
242
     243
                  ALUOp = 4'b0110;
244
                  regDst = 2'b10;
```

```
245
                   regWrite = 1;
246
                   branch = 0;
247
                   condZero = 0;
248
                   ALUSrc = 0;
249
                   memWrite = 0;
                   memToReg = 2'b10;
250
251
                   pcSrc = 2'b01;
252
                end
253
     default: begin
254
                    qOULA
                             = 4'b00000;
255
                             = 2'b00;
                    regDst
256
                    regWrite = 0;
257
                    branch = 0;
258
                    condZero = 0;
259
                    ALUSrc = 0;
260
                    memWrite = 0;
261
                    memToReg = 2'b00;
262
                    pcSrc
                           = 2'b00;
263
                end
264
             endcase
265
         end
266
      endmodule
```

MIPS

```
input clk,
          input rst
          wire [31:0] pc, instr, pcNext;
          wire [5:0] imAddr;
          wire regWrite, ALUSrc;
          wire [1:0] regDst, memToReg;
          wire [3:0] ALUOp;
          wire [31:0] rd1, rd2;
wire [4:0] a3 = (regDst == 1) ? instr[15:11] : (regDst == 2) ? 5'b11111 : instr[20:16];
11
          wire [31:0] wd3;
14
          wire [31:0] RDmem;
          wire [31:0] srcB = ALUSrc ? 32'bZ : rd2;
wire [31:0] aluResult;
15
16
          wire aluZero;
18
19
20
          assign wd3 = (memToReg == 1) ? RDmem : (memToReg == 2) ? pcNext : aluResult;
assign pcNext = pc + 4;
          assign imAddr = pc >> 2;
          register register pc(clk, rst, pcNext,pc);
23
24
25
          register_file register_file_1(clk, instr[25:21], instr[20:16], a3, wd3, regWrite, rd1, rd2);
          rom instruction memory(imAddr, instr);
ram data mem(clk, aluResult, memWrite, rd2, RDmem);
alu alu_1(rd1, srcB, ALUOp, instr[10:6], aluZero, aluResult);
          control_unit control(instr[31:26], instr[5:0], , , regWrite, regDst, ALUSrc, ALUOp, , memWrite, memToReg);
28
29
```

RTL

