# THIẾT KẾ HỆ THỐNG SỐ VỚI HDL BÀI THỰC HÀNH 3

GVHD: Tạ Trí Đức


Sinh viên thực hiện: Phạm Quốc Tiến – 22521472

## 1) Thiết kế mạch tuần tự a. Kiểu Moore


Code:

```
module moore(input I, clk, output reg Y);
 1
     reg [1:0] current state;
 3
    always @(posedge clk)
    □case(current state)
    □ 0 : begin
 6
    case(I)
7
                     0: current state <= 1;</pre>
8
                     1: current state <= 0;
9
                  endcase
                  Y \ll 0;
10
11
               end
12
       1 : begin
13
    case(I)
14
                     0: current state <= 1;</pre>
15
                     1: current state <= 2;
16
                  endcase
17
                  Y \ll 0;
18
               end
19
        2 : begin
20
    case(I)
21
                     0: current state <= 3;</pre>
                     1: current state <= 0;
22
23
                  endcase
24
                  Y \ll 0;
25
               end
26
        3 : begin
    27
                  case(I)
28
                     0: current state <= 1;</pre>
                     1: current state <= 0;
29
30
                  endcase
31
                  Y <= 1;
32
               end
    Lendcase
33
34
     endmodule
```


Sate machine:



## RTL:



### Waveform test function:




b. Kiểu Mealy


Code:

```
module mealy(input I, clk, output reg Y);
 2
     reg [1:0] current state;
 3
     always @(posedge clk)
    □case(current state)
 5
        0 : begin
    6
    case(I)
 7
                    0: begin current state <= 1; Y <= 0; end
 8
                    1: begin Y <= 0; end
9
                 endcase
10
        end
11
        1 : begin
    12
                 case(I)
13
                    0: begin current state <= 1; Y <= 0; end
                    1: begin current_state <= 2; Y <= 0; end
14
15
                 endcase
16
        end
17
    2 : begin
18
    case(I)
                    0: begin current state <= 1; Y <= 1; end
19
20
                    1: begin current state <= 0; Y <= 0; end
21
                 endcase
22
        end
    Lendcase
23
24
     endmodule
25
```


#### RTL:



State machine:



#### Waveform test function:




## 2) Thiết kế bộ nhớ SRAM

#### Code:

```
module SRAM(ADDRESS, WriteData, ReadData, WriteEn, ReadEn, clk);
 2
     input [5:0] ADDRESS;
 3
     input [31:0] WriteData;
     reg [31:0] Mem [0:31];
 4
 5
     output reg [31:0] ReadData;
     input WriteEn, ReadEn, clk;
 7
 8
     always @(posedge clk)
 9
   begin
10
            if(WriteEn && !ReadEn)
               Mem[ADDRESS] <= WriteData;</pre>
11
            else if(ReadEn && !WriteData)
12
13
               ReadData <= Mem[ADDRESS];</pre>
14
            else
15
               ReadData <= 32'bZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ;</pre>
16
         end
17
      endmodule
18
```

#### RTL:



#### Waveform test function:

