
```
1
     module BT6(R, Y, clk);
 2
     input [1:0] R;
 3
     reg [1:0] State;
 4
     output reg [2:0] Y;
 5
     input clk;
 6
 7
     parameter S0 = 2'b00;
 8
     parameter S1 = 2'b01;
     parameter S2 = 2'b10;
 9
10
     parameter S3 = 2'b11;
11
12
     parameter U1 = 3'b001;
13
     parameter U2 = 3'b010;
14
     parameter U3 = 3'b011;
15
     parameter D1 = 3'b100;
16
     parameter D2 = 3'b101;
17
     parameter D3 = 3'b110;
18
     parameter K = 3'b000;
19
20
     initial
21
        State <= S0;
22
    always @(posedge clk)
23
24
    □case (State)
25
    □ 0 : begin
26
              case(R)
    27
                 0 : begin
    28
                    State <= S0;
29
                    Y <= K;
30
                    end
31
    1 : begin
32
                    State <= S1;
33
                    Y <= U1;
34
                    end
```

```
2 : begin
35
    36
                    State <= S2;
37
                    Y <= U2;
38
                    end
39
                 3 : begin
    State <= S3;
40
41
                    Y <= U3;
42
                    end
43
              endcase
44
           end
        1 : begin
45
    46
    case(R)
47
    0 : begin
48
                    State <= S0;
49
                    Y <= D1;
50
                    end
51
                 1 : begin
    52
                    State <= S1;
53
                    Y <= K;
54
                    end
55
                 2 : begin
    56
                    State <= S2;
57
                    Y <= U1;
58
                    end
                 3 : begin
59
    60
                    State <= S3;
61
                    Y <= U2;
62
                    end
63
              endcase
          end
64
   □ 2 : begin
65
66
    case(R)
67
    0 : begin
68
                    State <= S0;
```

```
Y <= D2;
 69
 70
                      end
 71
                   1 : begin
     72
                      State <= S1;
 73
                      Y \ll D1;
 74
                      end
 75
                   2 : begin
     76
                      State <= S2;
 77
                      Y <= K;
 78
                      end
 79
                   3 : begin
     80
                      State <= S3;
 81
                      Y <= U1;
 82
                      end
 83
                endcase
             end
 84
 85
          3 : begin
     86
     case(R)
 87
                   0 : begin
     88
                       State <= S0;
 89
                      Y \leq D3;
 90
                      end
 91
                   1 : begin
     92
                      State <= S1;
 93
                      Y \leq D2;
 94
                      end
 95
                   2 : begin
     96
                      State <= S2;
 97
                      Y <= D1;
 98
                      end
 99
                   3 : begin
     100
                      State <= S3;
101
                      Y <= K;
102
                      end
103
                endcase
104
             end
105
      Lendcase
106
       endmodule
```

**RTL** 



## Testbench

```
`timescale 1ns/100ps
1
 2
3 module BT6_tb;
 4
5
         reg [1:0] R;
6
        reg clk;
7
8
        wire [2:0] Y;
9
10 ⊟
        BT6 uut (
11
             .R(R),
12
             .Y(Y),
13
             .clk(clk)
14
         );
15
16 ⊟
         initial begin
17
             clk = 0;
18
             forever #10 clk = ~clk;
19
         end
20
21
        initial begin
   22
             R = 0;
23
24
             #20;
25
26
             $display("Input R1 3 lan");
27
             R = 1;
28
             #20;
29
             #20;
30
            #20;
31
32
            $display("\nLen tang 3 roi xuong tang G");
33
            R = 3;
             #20;
34
```

```
35
              R = 0;
36
              #20;
37
              #20;
38
              $display("\nLen xuong random");
39
40
              R = 2;
41
              #20;
              R = 1;
42
43
              #20;
44
              R = 3;
45
              #20;
46
              R = 2;
47
              #20;
48
              R = 0;
49
              #20;
50
              $display("\nTest FSM flow");
51
52
              R = 0;
53
              #20;
54
              R = 1;
55
              #20;
56
              R = 1;
57
              #20;
58
              R = 2;
59
              #20;
60
              R = 2;
61
              #20;
62
              R = 3;
63
              #20;
64
              R = 3;
65
              #20;
66
67
              #40;
68
              $finish;
69
         end
70
71 ⊟
         initial begin
             $monitor("Time = %0t, State = %b, R = %b, Y = %b",
72
    73
                      $time, uut.State, R, Y);
74
         end
75
76
     endmodule
```

## Biểu đồ sóng

