
```
module register(clk, wr en, r en, rst, out, data in);
     input clk, rst, wr en, r en;
 2
 3
     input [31:0] data in;
 4
     reg [31:0] reg fifo [31:0];
     output reg [31:0] out;
 6
     reg [4:0] wr ptr, r ptr;
     assign full = (wr ptr == 5'b11111);
7
     assign empty = (wr ptr == r ptr);
 8
     always @(posedge clk)
 9
    ⊟begin
10
11
    if(rst) begin
12
           wr ptr = 0;
13
           r ptr = 0;
14
           out = 32'bZ;
15
        end
16
    else begin
17
           if (wr en && !full) begin
    18
              reg fifo[wr ptr] = data in;
19
              wr ptr = wr ptr + 5'b00001;
20
              end
21
           if (r en && !empty) begin
    22
              out = reg fifo[r ptr];
23
              r_ptr = r_ptr + 5'b00001;
24
              end
25
        end
    end
26
27
     endmodule
28
29
```


RTL



Testbench

```
`timescale 1ns / 1ps
2
     module register tb;
 3
 4
 5
         reg clk;
 6
         reg rst;
7
         reg wr en;
8
         reg r en;
         reg [31:0] data in;
9
10
         wire [31:0] out;
11
12
         register uut (
13
    .clk(clk),
14
15
              .rst(rst),
16
              .wr en (wr en),
              .r en(r en),
17
              .data in(data in),
18
19
              .out (out)
20
         );
21
22
         always #5 clk = ~clk;
23
24
         initial begin
25
    26
              clk = 0;
27
              rst = 1;
28
             wr en = 0;
29
              r en = 0;
30
              data in = 0;
31
32
              #10;
33
              rst = 0;
```

```
34
35
    repeat (4) begin
36
                  @(posedge clk);
                  wr en = 1;
37
38
                  data in = $random;
39
              end
40
41
              @(posedge clk);
42
              wr en = 0;
43
              data in = 0;
44
45
              #20;
46
              r en = 1;
47
              #100;
48
49
              $finish;
50
          end
51
52
     endmodule
```




LIFO

Code

```
⊟module lifo stack (
 2
         input clk,
 3
         input rst,
 4
         input push,
 5
         input pop,
 6
         input [31:0] data in,
 7
         output reg [31:0] out
 8
     );
 9
10
         reg [31:0] stack [31:0];
11
         reg [4:0] sp;
12
13
         wire full = (sp == 5'd32);
14
         wire empty = (sp == 0);
15
16
         always @(posedge clk) begin
    17
    if (rst) begin
18
                  sp \ll 0;
19
                  out <= 32'bz;
20
              end else begin
21
                  if (push && !full) begin
    22
                      stack[sp] <= data in;
23
                      sp \le sp + 1;
24
                  end
25
    if (pop && !empty) begin
26
                      sp \le sp - 1;
                      out <= stack[sp];
27
28
                  end
29
              end
30
         end
31
32
     endmodule
```

RTL



Testbench

```
`timescale 1ns / 1ps
2
     module lifo stack tb;
3
 4
5
 6
          reg clk;
7
         reg rst;
         reg push;
8
9
          reg pop;
         reg [31:0] data in;
10
11
12
13
         wire [31:0] out;
14
         lifo stack uut (
15
    .clk(clk),
16
              .rst(rst),
17
              .push (push),
18
19
              .pop(pop),
              .data in(data in),
20
21
              .out (out)
22
         );
23
24
         always #5 clk = ~clk;
25
26
         initial begin
    27
28
              clk = 0;
29
              rst = 1;
              push = 0;
30
              pop = 0;
31
              data in = 0;
32
```

```
33
34
35
                 #10;
36
                 rst = 0;
37
38
39
                 repeat (4) begin
     40
                      @(posedge clk);
41
                      push = 1;
42
                      data in = $random;
43
                 end
44
45
46
                 @(posedge clk);
47
                 push = 0;
48
                 data in = 0;
49
50
51
                 #20;
52
53
54
                 repeat (4) begin
     55
                      @(posedge clk);
56
                      pop = 1;
57
                 end
58
59
60
                 @(posedge clk);
61
                 pop = 0;
62
63
64
         #20;
65
         $finish;
66
67
68 ⊟
      initial begin
         $monitor("Time=%0t | push=%b, pop=%b, data_in=%h, out=%h", $time, push, pop, data_in, out);
69
70
71
72 endmodule
```