



# Karthikeyan R

To be Electronics Engineer,  
With Computer science in mind

- November 2, 2001
- College Of Engineering Guindy, Anna University
- +91 9150462591
- <https://karthikeyan564.github.io/>
- karthiceg564@gmail.com
- Indian Citizenship

## Social Network

- Github Projects Page Link
- LinkedIn Link

## Skills

- Linux
- C/C++
- Verilog
- Python
- SystemVerilog
- Matlab
- Tensorflow
- CUDA
- Computer Vision
- LTSpice
- HFSS
- OpenLane
- ROS & Gazebo
- Deep RL
- HTML
- CSS

## Languages

- English TOEFL - 116/120
- Hindi Native
- Tamil Native

## Education

- 2019 - 2023 **Bachelor of Engineering in Electronics and Communication** CEG, Anna University  
CGPA - 9.41 out of 10
- 2019 **Class XII** National Victor Public School, Delhi  
Aggregate - 95.2%
- 2017 **Class X** National Victor Public School, Delhi  
CGPA - 10 out of 10

## Work Experience

- December 2022 - Present **Co-founder at HelixLogic** Chennai  
Design and Implementation of an ASIC to decode DNA sequences based on signals derived from a Nanopore Membrane
- May 2022 - August 2022 **Undergraduate Researcher at University of Toronto, Canada** ISM Laboratory  
Summer research under Prof. Roman Genov at the University of Toronto: developed a RISC-V core for mask generation for coded-exposure image sensors. Completed a Continuous Integration flow for the project. Completed an Automatic Documentation engine for the project.
- June 2021 - July 2021 **Undergraduate Researcher at The Indian Academy of Sciences (IAS)** Integrated Systems Laboratory  
Project under Summer Research fellowship: Image-Based-Rendering based Reinforcement learning environment for end-to-end training to avoid sim2real, domain adaptation or domain randomization etc using CUDA and OpenGL
- May 2021 - January 2022 **Undergraduate Researcher at Anna University** Integrated Systems Laboratory  
Worked on GPS Baseband Engine (Digital) IC design

## Projects

- August 2022 - December 2022 **H.264 Video Codec Accelerator**  
An Verilog Implementation of the H.264 Video Codec accelerator over PCIe. Simulated using Verilator, SystemC-TLM, QEMU. Includes Device Drivers for Linux using DMA and Verilog.
- January 2023 - April 2023 **Implementation of a Hierarchical Mesh based Machine Learning Inference Accelerator**  
A SystemVerilog Implementation of the Eyeriss CNN architecture with Network-on-Chip (NoC) optimization to maximize data reuse and approximate multipliers to increase speed and energy efficiency. Implemented using ASAP7 Predictive PDK.
- August 2021 - January 2023 **Metis (V1 & V2)**  
A programmable 256-neuron, 2048-synapse neuromorphic chip in 130nm CMOS is developed to accelerate inference and learning for various types of recurrent spiking neural networks (RSNNs). The chip features an analog circuit for leaky integrate-and-fire neuron and on-chip e-prop learning. The on-chip e-prop trains a spiking neural network to achieve an accuracy of 98.96% in MNIST dataset with power efficiency of 4.78pJ/SOP at 1.8V.
- August 2022 - December 2022 **Hardware-Software Codesign for Verilog development over PCIe**  
Developed a PCIe-Verilog verification setup for codesign using QEMU and SystemC-TLM. Used to develop Firmware and Hardware simultaneously. Uses Remote Port IPC to connect the QEMU Virtual machine and the Verilator simulation

June 2020 - October 2020	<b>Tyche</b> Adaptive traffic control using Deep Reinforcement Learning: Deep Q-Network and Cityflow openAI gym environment. Uses Q-learning (and PPO) to learn optimal traffic flow control
June 2020 - October 2020	<b>Machine Learning Assisted Verification Methodology for Analog and Mixed Signal Circuits</b> Semiconductor Research Corporation (SRC)- Task 2982.001 The goal of the proposed work for AMS ( Analog and Mixed Signal circuits) verification was to characterize the input space, the output space and the mapping between the two using ML techniques, in such a manner that the quality and efficiency of design verification is improved.
August 2021 - December 2021	<b>Koch Fractal Based Wearable Antenna Backed with EBG Plane</b> A low-profile antenna for wearable applications in WiMax standards. Optimized for flexibility, efficiency and SAR values.

## Achievements

2022	<b>BIRAC Startup Grant-</b> Funding for ‘Ultrafast, Accurate Nanopore DNA sequencing using custom ASIC’ Startup
2021	<b>First Position-</b> Techstars Startup Weekend Chennai
2021	<b>First Position-</b> MATRIMAZE: An Advanced Matlab Competition, Vision 2021
2021	<b>First Position-</b> Web development Hackathon, Abacus CEG 2021
2018 - 2019	<b>Third Prize-</b> Silicon Battles Delhi, Senior Quiz

## Positions

December 2020 - April 2023	<b>Director-</b> Robotics Club of CEG
April 2021 - April 2023	<b>Student director-</b> Computer Society of Anna university - Conducted workshops for junior students to teach them the technical skills required and plan their careers ahead
April 2021 - April 2023	<b>Director-</b> National Service Scheme (NSS), India - Contributed to the distribution of vaccines for those in need during the COVID-19 pandemic

## Workshops Attended

2017	<b>IOT Workshop</b> An in-depth look at IOT with a special focus on Artificial Intelligence and Cybersecurity
2020	<b>Operating Systems Workshop, Kurukshetra 2020</b> A Deep look at Unix/Linux internals and File Systems
2020	<b>Basic Robotics Workshop</b> A Basic Robotics workshop with hands-on experience

## Extra-Curricular Activities

Sports	Badminton, Handball
Music	Flute, Violin