

## Versal Architecture and Product Data Sheet: Overview

DS950 (v2.2) June 4, 2024 Product Specification

## **General Description**

Versal™ adaptive SoCs combine adaptable processing and acceleration engines with programmable logic and configurable connectivity to enable customized, heterogeneous hardware solutions for a wide variety of applications across many markets. The devices include transformational features like an integrated silicon host interconnect shell, Al Engines, programmable logic, and processing system, providing superior performance/watt over conventional FPGAs, CPUs, and GPUs.

**Al Edge Series Gen 2:** Enhancing the production-proven Versal architecture, this series supports flexible, real-time preprocessing, efficient Al inference, and high-performance postprocessing—reducing area and complexity.

**Al Edge Series:** Designed with safety in mind, this series delivers an adaptive technology platform that combines high Al inference performance, low latency, and power efficiency for edge applications.

**Al Core Series:** The high-compute series with medium density programmable logic and connectivity capability coupled with Al and DSP acceleration engines.

**Prime Series Gen 2:** Delivering performance and efficiency for video, control, and software-defined applications, this series combines a high-performance processing system, enhanced functional safety and security features, and an expanded suite of hard IP.

**Prime Series:** A mid-range series with medium density programmable logic, signal processing, and connectivity capability.

**Premium Series:** The high-end, high bandwidth series, rich in networking interfaces, security engines, and providing high compute density.

**HBM Series:** For memory-bound, compute-intensive applications, the series features heterogeneous integration of 3D IC memory, secure connectivity, and adaptive compute to eliminate performance bottlenecks.

AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing noninclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this link for more information.



## **Series Comparisons**

Table 1: Device Resources

Resources and Capabilities	AI Edge Series Gen 2	AI Edge Series	AI Core Series	Prime Series Gen 2	Prime Series	Premium Series	HBM Series
Programmable Network on Chip (NoC)	✓	✓	✓	✓	✓	✓	✓
System Logic Cells (K)	207-1,188	44-1,139	815-1,968	207-1,188	329-2,233	833-18,507	3,837-5,631
Hierarchical Memory (Mb)	21-97	40-177	91-191	21-97	54-282	128-1,116	509-752
DSP Engines	184-2,064	90-1,312	984-1,968	184-2,064	464-3,984	1,140-14,352	7,392-10,848
AI Engines	24-144	8-304	152-400	-	-	0-472	-
Processing System	PSX	PS	PS	PSX	PS	PS	PS
Serial Transceivers	8-24	0-44	32-44	8-24	8-48	44-168	88-128
Max. Serial Bandwidth (full duplex) (Tb/s)	1.4	2.5	2.5	1.4	7.8	17.6	11.2
I/O	356-634	192-608	446-770	356-634	316-770	132-2,494	780
Memory Controllers	3-5	1-3	3-4	3-5	1-4	2-16	4
HBM (GB)	-	-	-	_	_	-	8-32
Graphics Processor Unit (GPU)	✓	-	-	✓	-	-	-
Video Codec Unit (VCU)	✓	-	-	✓	-	-	-
Image Signal Processor (ISP)	✓	-	-	-	-	-	-
Video Processing Pipeline (VPP)	✓	-	-	-	-	-	-



# Summary of Features Architecture

Versal adaptive SoCs are built around an integrated shell composed of a programmable network on chip (NoC), which enables seamless memory-mapped access to the full height and width of the device. Devices comprise: a multicore scalar processing system; an integrated block for PCIe® with DMA and Cache Coherent Interconnect Designs (CPM); SIMD VLIW AI Engine accelerators for artificial intelligence and complex signal processing; and programmable logic (PL). The platform management controller, adjacent to the processing system, is responsible for booting and configuring the device. Versal devices typically have I/O and memory controllers on the north and south edges of the device and serial transceivers on the east and west edges. The NoC spans full height and width of the device.

#### **Compute and Acceleration**

Some Versal adaptive SoCs have an array of signal processing cores that are highly optimized for functions in machine learning, convolutional neural networks, wireless radio, backhaul, cable, and radar applications. The array consists of a number of Al Engines, each comprising a 32-bit scalar RISC processor, fixed and floating point vector units, data memory, and interconnect. Al Engines can be used as a single tile, as the complete array, or at any granularity in between. The creation of custom acceleration and compute engines in the Al Engine array is done at a high-level through C and C++.

Every Versal device has a processing system, either a PS or PSX. PS is a dual-core Arm® Cortex®-A72 (APU) and a dual-core Arm Cortex-R5F (RPU) complex. The PSX is an eight-core Arm Cortex-A78AE (APU) and ten-core Arm Cortex-R52 (RPU) complex. The processing system includes a number of peripherals for communication standards and can communicate with DDR memory via the programmable NoC as well as on-chip memory and local cache.

The PL is made up of configurable logic blocks, containing 6-input look-up tables (LUTs) and flip-flops; different-sized memory blocks; 36 Kb block RAM and 288 Kb UltraRAM; multiport RAM (MPRAM); digital signal processing (DSP) blocks; and a wealth of interconnect, switches, and muxes to connect blocks together. All resources are arranged in columns. The PL is divided into regions that are a fixed height. Each region has its own clocking capabilities and NoC access points.

### **Platform Management**

The platform management controller resides adjacent to, but is independent from, the processing system. It is responsible for the boot and configuration of the device from the primary boot source. The platform management controller is also responsible for configuring the PL, which can be configured before or after the processing system. It also controls encryption, authentication, system monitoring, and device debug capabilities of the platform.

### Connectivity

The south edge of the Versal devices typically contains a number of I/O banks and associated memory controllers to read from and write to DDR4, LPDDR4, DDR5, and LPDDR5 memory. I/O can be used independently from the dedicated memory controllers for many functions, including any with soft memory controllers created in the PL. The east and west edges of the device typically contain serial transceivers capable of communicating up to 112 Gb/s. The PL can also contain integrated blocks for high-value functions, such as the integrated block for PCIe (PL PCIE), multirate Ethernet MAC, 600G Ethernet MAC, 600G Interlaken, and 400G High-Speed Crypto (HSC) Engine.



## **Feature Summary**

Table 2: Versal AI Edge Series Gen 2

	2VE3304	2VE3358	2VE3504	2VE3558	2VE3804	2VE3858
AI Engine-ML v2 Tiles	24	24	96	96	144	144
AIE-ML v2 Data Memory (Mb)	12	12	48	48	72	72
AIE-ML v2 Shared Memory (Mb)	48	48	96	96	288	288
DSP Engines	184	184	700	700	2,064	2,064
System Logic Cells	206,920	206,920	492,188	492,188	1,188,040	1,188,040
CLB Flip Flops	189,184	189,184	450,000	450,000	1,086,208	1,086,208
LUTs	94,592	94,592	225,000	225,000	543,104	543,104
Distributed RAM (Mb)	2.9	2.9	6.9	6.9	16.6	16.6
Block RAM Blocks	141	141	388	388	1,342	1,342
Block RAM (Mb)	5	5	13.6	13.6	47.2	47.2
UltraRAM Blocks	47	47	12	12	118	118
UltraRAM (Mb)	13.2	13.2	3.4	3.4	33.2	33.2
APU	Arm® Corte	x®-A78AE, 64 KB (per 2-core cl	I w/parity & D w/ uster), CMN600 w	ECC L1 Cache, 51 /4 MB Last-Level (	2 KB L2 Cache, 1 Cache (shared)	MB L3 Cache
RPU		Arm Cortex-	R52, 32 KB L1 Ca	che w/ECC, 128 K	B TCM w/ECC	
Memory			2 MB On-Chip	Memory w/ECC		
High-Speed Connectivity	PCI Expr	ress® Gen5 x4, U	SB 3.2, DisplayPo	t™ 1.4, 10G Ethe	rnet, 1G Ethernet	UFS 3.1
General Connectivity		CAN/C	AN-FD, SPI, UART	, USB 2.0, I2C/I30	C, GPIO	
NoC to PL Master / Slave Ports	4	4	7	7	24	24
DDR Bus Width	96	96	128	128	160	160
DDR Memory Controllers	3	3	4	4	5	5
PCIe (PL PCIE5)	1 x Gen5 x4	1 x Gen5 x4	3 x Gen5 x4	3 x Gen5 x4	4 x Gen5 x4	4 x Gen5 x4
100G Multirate Ethernet MAC	1	1	1	1	3	3
X5IO	260	260	384	384	512	512
HDIO	44	44	88	88	44	44
GTYP Transceivers (PL only)	4	4	12	12	20	20
GTYP Transceivers (PS only)	4	4	4	4	4	4
GPU (Arm Mali-G78AE)	1	1	1	1	1	1
Video Codec Unit (VCU)	-	1	-	1	-	1
Image Signal Processor	-	1	-	3	-	3
Video Processing Pipeline	-	1	-	-	-	-



#### Table 3: Versal AI Edge Series Gen 2: Device-Package Combinations and Maximum I/O

	2VE3304	2VE3358	2VE3504	2VE3558	2VE3804	2VE3858					
	X510 DDR Only, X510 DDR+PL, X510 PL Only HD10, M10 GTYP (PL Only), GTYP (PS Only)										
SFVA1089	176, 48, 32 22, 78 4,4	176, 48, 32 22, 78 4,4									
SFVA1444		132, 96, 32 44, 78 4,4		188, 136, 0 88, 78 4, 4							
SBVA1444	132, 96, 32 44, 78 4, 4	132, 96, 32 44, 78 4, 4	188, 136, 0 88, 78 4, 4	188, 136, 0 88, 78 4, 4							
SSVA2112			232, 152, 0 44, 78 12, 4	232, 152, 0 44, 78 12, 4	208, 272, 32 44, 78 20, 4	208, 272, 32 44, 78 20, 4					



Table 4: Versal AI Edge Series

	VE2002	VE2102	VE2202	VE2302	VE1752	VE2602	VE2802
AI Engines-ML (AIE-ML)	8	12	24	34	0	152	304
AI Engines (AIE)	0	0	0	0	304	0	0
AIE/AIE-ML Data Memory (Mb)	4	6	12	17	76	76	152
AIE-ML Shared Memory (Mb)	48	48	68	68	0	304	304
DSP Engines	90	176	324	464	1,312	984	1,312
System Logic Cells	43,750	80,080	229,688	328,720	981,120	820,313	1,139,040
CLB Flip-Flops	40,000	73,216	210,000	300,544	897,024	750,000	1,041,408
LUTs	20,000	36,608	105,000	150,272	448,512	375,000	520,704
Distributed RAM (Mb)	0.6	1.1	3.2	4.6	13.7	11.4	15.9
Block RAM Blocks	24	47	108	155	954	476	600
Block RAM (Mb)	0.8	1.7	3.8	5.4	33.5	16.7	21.1
UltraRAM Blocks	24	47	108	155	462	224	264
UltraRAM (Mb)	6.8	13.2	30.4	43.6	129.9	63.0	74.3
Accelerator RAM (Mb)	32	32	32	32	0	0	0
APU		Dua	l-core Arm Cortex-A7	2, 48 KB/32 KB L1 Ca	ache w/ parity & ECC; 1 N	MB L2 Cache w/ ECC	
RPU			Dual-core Arm C	ortex-R5F, 32 KB/32 k	(B L1 Cache, and 256 KB	TCM w/ECC	
Memory				256 KB On-Chip	Memory w/ECC		
Connectivity			Ethernet (x2); U	ART (x2); CAN-FD (x	2); USB 2.0 (x1); SPI (x2	2); I2C (x2)	
NoC to PL Master/ Slave Ports	2	2	5	5	21	21	21
DDR Bus Width	64	64	64	64	192	192	192
DDR Memory Controllers (DDRMC)	1	1	1	1	3	3	3
PCIe w/DMA (CPM4)	-	-	-	-	1 x Gen4x16	-	-
PCIe w/DMA (CPM5)	-	-	-	-	-	1 x Gen4x16	1 x Gen4x16
PCIe (PL PCIE4)	-	-	1 x Gen4x8	1 x Gen4x8	4 x Gen4x8	-	-
PCIe (PL PCIE5)	_	-	-	_		4 x Gen4x8	4 x Gen4x8
40G Multirate Ethernet MAC	0	0	1	1	2	2	2
XPIO	216	216	216	216	486	486	486
HDIO	0	0	22	22	44	44	44
GTY Transceivers <sup>(1)</sup>	0	0	0	0	44	0	0
GTYP Transceivers <sup>(1)</sup>	0	0	8	8	0	32 <sup>(2)</sup>	32 <sup>(2)</sup>
Video Decoder Engines (VDEs)	-	-	-	-	-	2	4

Refer to DC and AC switching characteristics data sheet for performance per speed grade.
 16 GTYP transceivers are dedicated to CPM5 for PCI Express use.



Table 5: Versal AI Edge Series: Device-Package Combinations and Maximum I/O

	VE2002	VE2102	VE2202	VE2302	VE1752	VE2602	VE2802						
	XPIO DDR Only, XPIO DDR+PL, XPIO PL Only HDIO, MIO GTY, GTYP												
SBVA484	108, 0, 54 0, 78 0, 0	108, 0, 54 0, 78 0, 0											
SBVA625	132, 30, 54 0, 78 0, 0	132, 30, 54 0, 78 0, 0											
SFVA784	132, 30, 54 0, 78 0, 0	132, 30, 54 0, 78 0, 0	132, 30, 54 22, 78 0, 8	132, 30, 54 22, 78 0, 8									
NSVG1369					132, 246, 0 44, 78 24, 0								
NSVH1369						132, 192, 0 44, 78 0, 32	132, 192, 0 44, 78 0, 32						
VSVA1596					192, 186, 0 44, 78 32, 0								
VSVH1760						186, 300, 0 44, 78 0, 32	186, 300, 0 44, 78 0, 32						
VSVA2197					192, 294, 0 44, 78 44, 0								



Table 6: Versal AI Core Series

	VC1502	VC1702	VC1802	VC1902	VC2602	VC2802
AI Engines (AIE)	198	304	300	400	0	0
AI Engines-ML (AIE-ML)	0	0	0	0	152	304
AIE/AIE-ML Data Memory (Mb)	50	76	75	100	76	152
AIE-ML Shared Memory (Mb)	0	0	0	0	304	304
DSP Engines	1,032	1,312	1,600	1,968	984	1,312
System Logic Cells	814,520	981,120	1,585,938	1,968,400	820,313	1,139,040
CLB Flip-Flops	744,704	897,024	1,450,000	1,799,680	750,000	1,041,408
LUTs	372,352	448,512	725,000	899,840	375,000	520,704
Distributed RAM (Mb)	11.3	13.7	22.1	27.5	11.4	15.9
Block RAM Blocks	848	954	800	967	476	600
Block RAM (Mb)	29.8	33.5	28.1	34.0	16.7	21.1
UltraRAM Blocks	390	462	325	463	224	264
UltraRAM (Mb)	109.7	129.9	91.4	130.2	63.0	74.3
Accelerator RAM (Mb)	0	0	0	0	0	0
APU		Dual-core Arm Cortex-	A72; 48 KB/32 KB L1 Ca	che w/ parity and ECC;	1 MB L2 Cache w/ ECC	
RPU		Dual-core	Arm Cortex-R5F; 32 KB	/32 KB L1 Cache, and To	CM w/ECC	
Memory			256 KB On-Chip	Memory w/ECC		
Connectivity		Ethernet (x2)	); UART (x2); CAN-FD (>	(2); USB 2.0 (x1); SPI (	x2); I2C (x2)	
NoC to PL Master / Slave Ports	21	21	28	28	21	21
DDR Bus Width	192	192	256	256	192	192
DDR Memory Controllers (DDRMC)	3	3	4	4	3	3
PCIe w/DMA (CPM4)	1 x Gen4x16	1 x Gen4x16	1 x Gen4x16	1 x Gen4x16	-	-
PCIe w/DMA (CPM5)	-	-	-	-	2 x Gen5x8	2 x Gen5x8
PCIe (PL PCIE4)	4 x Gen4x8	4 x Gen4x8	4 x Gen4x8	4 x Gen4x8	-	_
PCIe (PL PCIE5)	-	-	_	-	4 x Gen5x4	4 x Gen5x4
100G Multirate Ethernet MAC	3	4	4	4	2	2
XPIO	486	486	648	648	486	486
HDIO	22	44	44	44	44	44
GTY Transceivers <sup>(1)</sup>	32	44	44	44	0	0
GTYP Transceivers <sup>(1)</sup>	0	0	0	0	32 <sup>(2)</sup>	32 <sup>(2)</sup>
Video Decoder Engines (VDEs)	-	-	_	-	2	4

- Refer to DC and AC switching characteristics data sheet for performance per speed grade.
   16 GTYP transceivers are dedicated to CPM5 for PCI Express use.



Table 7: Versal AI Core Series: Device-Package Combinations and Maximum I/O

	VC1502	VC1702	VC1802	VC1902	VC2602	VC2802							
		XPIO DDR Only, XPIO DDR+PL, XPIO PL Only HDIO, MIO GTY, GTYP											
NSVG1369	132, 246, 0 22, 78 24, 0	132, 246, 0 44, 78 24, 0											
NSVH1369					132, 192, 0 44, 78 0, 32	132, 192, 0 44, 78 0, 32							
VIVA1596			132, 246, 0 44, 78 32, 0	132, 246, 0 44, 78 32, 0									
VSVA1596	132, 246, 0 22, 78 32, 0	132, 246, 0 44, 78 32, 0											
VSVD1760			186, 462, 0 0, 78 24, 0	186, 462, 0 0, 78 24, 0									
VSVH1760					186, 300, 0 44, 78 0, 32	186, 300, 0 44, 78 0, 32							
VSVA2197	192, 294, 0 22, 78 32, 0	192, 294, 0 44, 78 44, 0	186, 462, 0 44, 78 44, 0	186, 462, 0 44, 78 44, 0									



Table 8: Versal Prime Series Gen 2

	2VM3354	2VM3554	2VM3654	2VM3658	2VM3858
System Logic Cells	206,920	492,188	875,000	875,000	1,188,040
CLB Flip Flops	189,184	450,000	800,000	800,000	1,086,208
LUTs	94,592	225,000	400,000	400,000	543,104
Distributed RAM (Mb)	2.9	6.9	12.2	12.2	16.6
Block RAM Blocks	141	388	608	608	1,342
Block RAM (Mb)	5	13.6	21.3	21.3	47.2
UltraRAM Blocks	47	12	36	36	118
UltraRAM (Mb)	13.2	3.4	10.1	10.1	33.2
DSP Engines	184	700	1,000	1,000	2,064
APU	Arm® Cortex®-A7	8AE, 64 KB I w/parity 8 cluster), CMN	& D w/ECC L1 Cache, 5 600 w/4 MB Last-Level	12 KB L2 Cache, 1 MB Cache (shared)	L3 Cache (per 2-co
RPU		Arm Cortex-R52, 3	32 KB L1 Cache w/ECC,	128 KB TCM w/ECC	
Memory		2 1	MB On-Chip Memory w	'ECC	
High-Speed Connectivity	PCI Expre	ess® Gen5 x4, USB 3.2	2, DisplayPort™ 1.4, 10	G Ethernet, 1G Ethern	et, UFS 3.1
General Connectivity		CAN/CAN-FD	, SPI, UART, USB 2.0,	I2C/I3C, GPIO	
NoC to PL Master / Slave Ports	4	7	9	9	24
DDR Bus Width	96	128	128	128	160
DDR Memory Controllers	3	4	4	4	5
PCIe (PL PCIE5)	1 x Gen5 x4	3 x Gen5 x4	1 x Gen5 x4	1 x Gen5 x4	4 x Gen5 x4
100G Multirate Ethernet MAC	1	1	2	2	3
X5IO	260	384	384	384	512
HDIO	44	88	0	0	44
GTYP Transceivers (PL only)	4	12	32	32	20
GTYP Transceivers (PS only)	4	4	4	4	4
GPU (Arm Mali-G78AE)	1	1	1	1	1
Video Codec Unit (VCU)	1	1	2	2	1



#### Table 9: Versal Prime Series Gen 2: Device-Package Combinations and Maximum I/O

	2VM3354	2VM3554	2VM3654	2VM3658	2VM3858							
	X510 DDR Only, X510 DDR+PL, X510 PL Only HDIO, MIO GTYP (PL Only), GTYP (PS Only)											
SFVA1089	176, 48, 32 22, 78 4,4											
SBVA1444	132, 96, 32 44, 78 4, 4	188, 36, 0 88, 78 4, 4										
SBVB1444			180, 144, 0 0, 78 12, 4	180, 144, 0 0, 78 12, 4								
SSVA1764			180, 144, 0 0, 78 32, 4	180, 144, 0 0, 78 32, 4								
SSVA2112		232, 152, 0 44, 78 12, 4	208, 176, 0 0, 78 20, 4	208, 176, 0 0, 78 20, 4	208, 272, 32 44, 78 20, 4							



Table 10: Versal Prime Series

	VM1102	VM1302	VM1402	VM1502	VM1802	VM2152	VM2202	VM2302	VM2502	VM2902
System Logic Cells	328,720	703,360	1,237,600	981,120	1,968,400	757,120	1,139,040	1,574,720	1,969,240	2,233,280
CLB Flip-Flops	300,544	643,072	1,131,520	897,024	1,799,680	692,224	1,041,408	1,439,744	1,800,448	2,041,856
LUTs	150,272	321,536	565,760	448,512	899,840	346,112	520,704	719,872	900,224	1,020,928
Distributed RAM (Mb)	4.6	9.8	17.3	13.7	27.5	10.6	15.9	22.0	27.5	31.2
Block RAM Blocks	155	503	1,150	954	967	759	600	1,405	1,341	1,981
Block RAM (Mb)	5.4	17.7	40.4	33.5	34.0	26.7	21.1	49.4	47.1	69.6
UltraRAM Blocks	155	179	286	462	463	191	264	453	677	645
UltraRAM (Mb)	43.6	50.3	80.4	129.9	130.2	53.7	74.3	127.4	190.4	181.4
Accelerator RAM (Mb)	32	-	-	_	-	-	-	-	-	-
DSP Engines	464	848	1,696	1,312	1,968	1,704	1,312	1,904	3,984	2,672
APU		I.	Dual-core Arm C	Cortex-A72; 48 KE	3/32 KB L1 Cache	w/ parity and E	CC; 1 MB L2 Ca	ache w/ ECC		1
RPU			Dua	al-core Arm Corte	x-R5F; 32 KB/32	KB L1 Cache, a	nd TCM w/ECC			
Memory	256 KB On-Chip Memory w/ECC									
Connectivity	Ethernet (x2); UART (x2); CAN-FD (x2); USB 2.0 (x1); SPI (x2); I2C (x2)									
NoC to PL Master / Slave Ports	5	9	18	21	28	12	21	30	28	42
DDR Bus Width	64	128	256	192	256	128	192	192	256	192
DDR4 Memory Controllers (DDRMC)	1	2	4	3	4	-	3	3	4	3
DDR5 Memory Controllers (DDR5MC)	-	-	-	-	-	4	-	-	-	-
PCIe w/DMA (CPM4)	-	1 x Gen4x16	1 x Gen4x16	1 x Gen4x16	1 x Gen4x16	-	-	-	-	-
PCIe w/DMA (CPM5)	-	-	-	-	-	-	2 x Gen5x8	-	2 x Gen5x8	-
PCIe (PL PCIE4)	=	2 x Gen4x8	2 x Gen4x8	4 x Gen4x8	4 x Gen4x8	-	-	-	-	-
PCIe (PL PCIE5)	1 x Gen4x8	-	-	-	-	2 x Gen5x4	4 x Gen5x4	2 x Gen5x4	-	2 x Gen5x4
100G Multirate Ethernet MAC	1	2	2	4	4	2	2	6	-	6
600G Ethernet MAC	=	-	-	-	-	1	-	-	-	-
400G HSC Engine	=	-	-	-	-	1	-	-	-	-
XPIO	216	432	648	486	648	384	324	486	648	378
HDIO	22	22	22	44	44	44	44	44	-	-
GTY Transceivers <sup>(1)</sup>	-	24	24	44	44	-	-	-	-	-
GTYP Transceivers <sup>(1)</sup>	8	-	-	_	-	8	32(2)	8	16 <sup>(2)</sup>	8
GTM Transceivers <sup>(1)</sup> 58 Gb/s (112 Gb/s)	-	-	-	_	_	8 (4)	-	36 (0)	-	36 (0)

- Refer to DC and AC switching characteristics data sheet for performance per speed grade.
   16 GTYP transceivers are dedicated to CPM5 for PCI Express use.



Table 11: Versal Prime Series: Device-Package Combinations and Maximum I/O

	VM1102	VM1302	VM1402	VM1502	VM1802	VM2152	VM2202	VM2302	VM2502	VM2902	
		XPIO DDR Only	, XPIO DDR+PL HDIO, MIO , GTYP, GTM (11	., XPIO PL Only l2G)		XPIO DDR Only, XPIO DDR+PL, XPIO PL Only HDIO, MIO GTY, GTYP, GTM (112G)					
SFVA784	132, 30, 54 22, 78 0, 8, 0										
NBVB1024		132, 84, 0 22, 78 16, 0, 0	132, 192, 0 22, 78 16, 0, 0								
NFVD1024						136, 120, 0 22, 78 0, 8, 8 (4)					
NFVB1369				132, 246, 0 22, 78 16, 0, 0							
NSVF1369		168, 156, 0 22, 78 8, 0, 0	168, 480, 0 22, 78 8, 0, 0								
NSVH1369							132, 192, 0 44, 78 0, 32, 0				
NFVM1369						136, 248, 0 44, 78 0, 8, 8 (4)					
VFVC1596		168, 264, 0 22, 78 24, 0, 0	168, 480, 0 22, 78 24, 0, 0								
VFVC1760 <sup>(2)</sup>				132, 246, 0 44, 78 44, 0, 0	132, 246, 0 44, 78 44, 0, 0						
VSVD1760 <sup>(3)(4)</sup>		168, 156, 0 0, 78 16, 0, 0	168, 480, 0 0, 78 16, 0, 0		186, 462, 0 0, 78 24, 0, 0						
VFVF1760 <sup>(1)</sup>								132, 192, 0 0,78 0, 8, 36 (0)		132, 192, 0 22,78 0, 8, 36 (0)	
VSVI1760									132, 516, 0 0, 78 0, 16, 0		
VSVA2197				192, 294, 0 44, 78 44, 0, 0	186, 462, 0 44, 78 44, 0, 0						

- 1. Some packages are compatible with Versal Premium series devices.
- Devices in VFVC1760 support peak LPDDR4 in 162 I/O only. The remaining 216 I/O support limited data rates. See the associated data sheet.
   VM1302 in VSVD1760 supports peak LPDDR4 in 162 I/O only. The remaining 162 I/O support limited data rates. See the associated data sheet.
   VM1402 in VSVD1760 supports peak LPDDR4 in 324 I/O only. The remaining 324 I/O support limited data rates. See the associated data sheet.



Table 12: Versal Premium Series

	VP1002	VP1052	VP1102	VP1202	VP1402	VP1502	VP2502	VP1552	VP1702	VP1802	VP2802	VP1902
System Logic Cells	833,000	1,185,800	1,574,720	1,969,240	2,233,280	3,763,480	3,737,720	3,836,840	5,557,720	7,351,960	7,326,200	18,506,880
CLB Flip-Flops	761,600	1,084,160	1,439,744	1,800,448	2,041,856	3,440,896	3,417,344	3,507,968	5,081,344	6,721,792	6,698,240	16,920,576
LUTs	380,800	542,080	719,872	900,224	1,020,928	1,720,448	1,708,672	1,753,984	2,540,672	3,360,896	3,349,120	8,460,288
Distributed RAM (Mb)	12	17	22	27	31	53	52	54	78	103	102	258
Block RAM Blocks	535	751	1,405	1,341	1,981	2,541	2,541	2,541	3,741	4,941	4,941	6,808
Block RAM (Mb)	19	26	49	47	70	89	89	89	132	174	174	239
UltraRAM Blocks	345	489	453	677	645	1,301	1,301	1,301	1,925	2,549	2,549	2,200
UltraRAM (Mb)	97	138	127	190	181	366	366	366	541	717	717	619
Multiport RAM (Mb)	80	80	_	-	_	-	-	-	-	-	-	-
DSP Engines	1,140	1,572	1,904	3,984	2,672	7,440	7,392	7,392	10,896	14,352	14,304	6,864
AI Engines (AIE)	-	-	_	-	_	-	472	-	-	-	472	-
AIE Data Memory (Mb)	-	-	_	-	_	-	118	-	-	-	118	-
APU		I	Dual-	-core Arm Cort	tex-A72; 48 K	B/32 KB L1 Ca	ache w/ parity	and ECC; 1 M	B L2 Cache w,	/ ECC	I	1
RPU				Dual-o	core Arm Cort	ex-R5F; 32 KB	/32 KB L1 Cad	che, and TCM	w/ECC			
Memory					25	66 KB On-Chip	Memory w/E0	CC				
Connectivity				Ethernet	(x2); UART (x	2); CAN-FD (>	(2); USB 2.0 (	x1); SPI (x2);	I2C (x2)			
NoC to PL Master / Slave Ports	22	22	30	28	42	52	52	52	76	100	100	192
DDR Bus Width	128	128	192	256	192	256	256	256	256	256	256	896
DDR Memory Controllers (DDRMC)	2	2	3	4	3	4	4	4	4	4	4	14
PCIe w/DMA (CPM4)	2 x Gen4x4	2 x Gen4x4	_	-	_	-	-	-	-	-	-	-
PCIe w/DMA (CPM5)	-	-	_	2 x Gen5x8	_	2 x Gen5x8	-					
PCIe (PL PCIE4)	1 x Gen4x8	1 x Gen4x8	_	-	_	-	-	-	-	-	-	-
PCIe (PL PCIE5)	-	-	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	8 x Gen5x4	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	16 x Gen5x4
100G Multirate Ethernet MAC	3	5	6	2	6	4	4	4	6	8	8	12
600G Ethernet MAC	2	3	7	1	11	3	3	1	5	7	7	4
600G Interlaken	1	2	-	-	-	1	1	-	2	3	3	0
400G HSC Engine	1	1	3	1	4	2	2	2	3	4	4	0
XPIO	378	378	486	702	486	702	702	702	702	648	702	2,328
HDIO	-	-	_	-	44	-	-	-	-	-	-	88
GTY Transceivers <sup>(1)</sup>	8	8	-	-	-	-	-	-	-	-	-	-
GTYP Transceivers <sup>(1)</sup>	-	-	8	28 <sup>(3)</sup>	8	28 <sup>(3)</sup>	28 <sup>(3)</sup>	68 <sup>(3)</sup>	28 <sup>(3)</sup>	28 <sup>(3)</sup>	28 <sup>(3)</sup>	128
GTM Transceivers <sup>(1)</sup> 58Gb/s (112 Gb/s)	24 (12)	36 (18)	64 (32)	20 (10)	96 (64) <sup>(2)</sup>	60 (30)	60 (30)	20 (10)	100 (50)	140 (70)	140 (70)	32 (16)

- Refer to DC and AC switching characteristics data sheet for performance per speed grade.
   The VP1402 device in the VSVD2197 package can run 64 GTM transceivers in any 8 quads at 112 Gb/s.
   16 GTYP transceivers are dedicated to CPM5 for PCI Express use.



Table 13: Versal Premium Series: Device-Package Combinations and Maximum I/O

	VP1002	VP1052	VP1102	VP1202	VP1402	VP1502	VP2502	VP1552	VP1702	VP1802	VP2802	VP1902
	XPIO: DDR Only, HDIO GTY, GTI	DDR+PL, PL Only ), MIO M (112G)				XPIO DDR	Only, XPIO DDR+PL, XPIO PL Only HDIO, MIO GTYP, GTM (112G)					
SBVJ1369		192, 132, 0 0, 78 8, 16 (8)										
NFVI1369	138, 24, 0 0, 78 8, 24 (12)	138, 24, 0 0, 78 8, 36 (18)										
VFVF1760 <sup>(1)</sup>	192, 132, 0 0, 78 8, 24 (12)	192, 132, 0 0, 78 8, 36 (18)	132, 192, 0 0, 78 8, 36 (18)		132, 192, 0 22, 78 8, 36 (18)							
VSVD2197					0, 54, 0 0, 78 8, 96, (64) <sup>(3)</sup>							
VSVA2785 <sup>(2)</sup>			180, 306, 0 0, 78 8, 64 (32)	132, 516, 54 0, 78 28, 20 (10)	180, 306, 0 44, 78 8, 80 (40)	132, 516, 54 0, 78 28, 56 (28)		132, 516, 54 0, 78 68, 16 (8)				
VSVA3340					180, 306, 0 44, 78 8, 96 (48)	132, 354, 0 0, 78 28, 60 (30)		132, 354, 0 0, 78 68, 20 (10)	132, 354, 0 0, 78 28, 88 (44)			
VSVB3340							132, 516, 54 0, 78 28, 60 (30)					
LSVC4072										132, 516, 54 0, 78 28, 140 (70)		
VSVA5601							132, 516, 54 0, 78 28, 60 (30)		132, 516, 54 0, 78 28, 100 (50)	132, 516, 54 0, 78 28, 140 (70)	132, 516, 54 0, 78 28, 140 (70)	
VSVA6865												264, 2064, 0 88, 78 64, 32 (16)
VSVB6865												0, 1890, 0 88, 78 128, 32 (16)

- Some packages are compatible with Versal Prime series devices.

  VP1202, VP1502, and VP1552 in VSVA2785 support peak LPDDR4 data rates in 486 I/O only. The remaining 216 I/O support limited data rates. See the associated data sheet.

  GTM transceivers can operate at data rates up to 112 Gb/s by combining two transceivers together. The VP1402 device in the VSVD2197 package can run 64 GTM transceivers at 112 Gb/s.



Table 14: Versal HBM Series

	VH1522	VH1542	VH1582	VH1742	VH1782
System Logic Cells	3,836,840	3,836,840	3,836,840	5,631,080	5,631,080
CLB Flip-Flops	3,507,968	3,507,968	3,507,968	5,148,416	5,148,416
LUTs	1,753,984	1,753,984	1,753,984	2,574,208	2,574,208
Distributed RAM (Mb)	54	54	54	79	79
Block RAM Blocks	2,541	2,541	2,541	3,741	3,741
Block RAM (Mb)	89	89	89	132	132
UltraRAM Blocks	1,301	1,301	1,301	1,925	1,925
UltraRAM (Mb)	366	366	366	541	541
HBM (GB)	8	16	32	16	32
DSP Engines	7,392	7,392	7,392	10,848	10,848
APU	Dual-c	ore Arm Cortex-A7 1	2; 48 KB/32 KB L1 MB L2 Cache w/ E	Cache w/ parity ar	nd ECC;
RPU	Dual-	core Arm Cortex-R	35F; 32 KB/32 KB L	1 Cache, and TCM	w/ECC
Memory		256 K	B On-Chip Memory	w/ECC	
Connectivity	Ethernet	(x2); UART (x2);	CAN-FD (x2); USB	2.0 (x1); SPI (x2)	; I2C (x2)
NoC to PL Master / Slave Ports	52	52	52	76	76
DDR Bus Width	256	256	256	256	256
DDR Memory Controllers (DDRMC)	4	4	4	4	4
PCIe w/DMA (CPM5)	2 x Gen5x8	2 x Gen5x8	2 x Gen5x8	2 x Gen5x8	2 x Gen5x8
PCIe (PL PCIE5)	8 x Gen5x4	8 x Gen5x4	8 x Gen5x4	8 x Gen5x4	8 x Gen5x4
100G Multirate Ethernet MAC	4	4	4	6	6
600G Ethernet MAC	1	1	1	3	3
600G Interlaken	-	-	-	1	1
400G HSC Engine	2	2	2	3	3
XPIO	702	702	702	702	702
HDIO	-	-	-	-	-
GTYP Transceivers <sup>(1)</sup>	68 <sup>(3)</sup>	68 <sup>(3)</sup>	68 <sup>(3)</sup>	68 <sup>(3)</sup>	68 <sup>(3)</sup>
GTM Transceivers <sup>(2)</sup> 58Gb/s (112 Gb/s)	20 (10)	20 (10)	20 (10)	60 (30)	60 (30)

- Refer to DC and AC switching characteristics data sheet for performance per speed grade.
- GTM transceivers can operate at data rates up to 112 Gb/s by combining two transceivers together. 16 GTYP transceivers are dedicated to CPM5 for PCI Express use.


Table 15: Versal HBM Series: Device-Package Combinations and Maximum I/O

	VH1522	VH1542	VH1582	VH1742	VH1782
VSVA3697	132, 516, 54 0, 78 68, 20 (10)	132, 516, 54 0, 78 68, 20 (10)	132, 516, 54 0, 78 68, 20 (10)		
LSVA4737		132, 516, 54 0, 78 68, 20 (10)	132, 516, 54 0, 78 68, 20 (10)	132, 516, 54 0, 78 68, 60 (30)	132, 516, 54 0, 78 68, 60 (30)



## **Device Layout (Architecture and Interconnect)**

Versal devices are built from a library of building blocks dedicated to processing, compute, acceleration, and connectivity. Figure 1 shows the layout of a device with the NoC connecting to an external host processor via the CPM and the various heterogeneous processing elements: PL, vector-based accelerators (Al Engines), and scalar processing accelerators.



DS950\_01\_031424

Figure 1: Versal Device Layout

Serial transceivers are located on the east and west edges of the device with I/O and memory controllers on the south and north of the device. In Versal devices with Al Engines, there is an acceleration array on the north edge of the device in place of the I/O and memory controllers. Connectivity IP is located in columns close to the serial transceivers. Resources are connected together through a matrix of programmable interconnect routes for local and regional signal connectivity as well as the NoC for high bandwidth and long distance communication around the device.



### NoC

The programmable NoC is an AXI-4 based network of interconnect within the Versal architecture that easily enables high-bandwidth connections to be routed around the device. The NoC extends in both horizontal and vertical directions to the edges of the device. It exists to connect together areas of the device that demand and use large quantities of data alleviating any resource burden on the local and regional device interconnect. The NoC is a full blocking crossbar between memory controllers, programmable logic, processing system, Al Engines, and platform management controller. Examples of NoC connections include:

- Sharing device access to DRAM (DDR memory)
- PL to PL connections
- Memory mapped access to the Al Engine array
- Connecting between processing system and PL
- Connecting between the processing system and DDR memory

In devices built using stacked silicon interconnect (SSI) technology, the vertical NoC columns connect between adjacent super logic regions (SLRs), which allows device configuration data to travel between primary and secondary SLRs.

## **Platform Management Controller**

The platform management controller is responsible for managing Versal devices with the following main categories of responsibility: securely booting and configuring the platform; and life-cycle management, which includes device integrity and debug, and system monitoring.

### **Boot and Configuration**

The platform management controller is responsible for booting Versal devices from the primary boot source in a multi-stage boot process that supports both a non-secure and a secure boot. For a secure boot, the AES-GCM, SHA3-384 decryption/authentication, and ECDSA/RSA blocks decrypt and authenticate the image. Upon reset, the mode pins are read to determine the primary boot device, such as quad SPI, octal SPI, SD, or eMMC. The platform management controller then proceeds to execute the code out of on-chip BootROM and copies the platform loader and manager (PLM) from the boot device to the on-chip memory while undergoing authentication and decryption. The configuration of the PL is also undertaken by the PLM. The device image is loaded from its storage medium, and after authentication and decryption, is sent to the PL configuration interface.

It is also possible to reconfigure portions of the PL using Dynamic Function eXchange (DFX). A new device image for a portion of the PL can be loaded from the processing system, through the primary or secondary boot interfaces, e.g., PCIe or Ethernet. Upon reconfiguration, a portion of the PL provides the new functionality determined by the new device image, enabling users to quickly adapt the functionality of their design to changing system requirements.



#### **Primary Public Keys**

Versal devices use primary public keys (PPKs) for signature verification. Devices have either three or five PPKs as listed in the table below.

Table 16: Primary Public Keys per Series

Series	AI Edge Gen 2	AI Edge	AI Core	Prime Gen 2	Prime	Premium	НВМ
3 Keys	2VE3304	VE1752	VC1502	2VM3354	VM1302	VP1102	VH1522
	2VE3358		VC1702	2VM3554	VM1402	VP1202	VH1542
	2VE3504		VC1802	2VM3654	VM1502	VP1402	VH1582
	2VE3558		VC1902	2VM3658	VM1802	VP1502	VH1742
	2VE3804			2VM3858	VM2302	VP1552	VH1782
	2VE3858				VM2502	VP1702	
					VM2902	VP1802	
						VP2502	
						VP2802	
5 Keys		VE2002	VC2602		VM1102	VP1002	
		VE2102	VC2802		VM2202	VP1052	
		VE2202					
		VE2302					
		VE2602					
		VE2802					

### **System Monitoring**

The platform management controller contains system monitoring capability for monitoring voltage and temperature in the processing system and PL to enhance the overall safety, security, and reliability of the system. The core of the system monitor is a 10-bit 200kSPS ADC, which can be accessed via JTAG, PMBus, or I2C interfaces, via the processing system directly, and via the PL through the NoC.

### **Device Integrity and Debug**

JTAG is the primary interface for Versal device debug features. The JTAG architecture has two IEEE Std 1149.1 compliant TAP controllers that are connected in series: the Arm DAP controller and the platform management controller TAP controller. The Arm DAP controller is the main controller for debug functions supporting: processing system CoreSight debug architecture, debug of the PL, programming of supported external flash memory, and eFUSE/BBRAM programming. The TAP controller supports: reading the device IDCODE, programming of the PL, and boundary scan.

The platform management controller also contains a high-speed debug port (HSDP) that can be used as a faster debug method than the primary JTAG interface. The HSDP interface is a high-throughput interface consisting of separate ingress and egress simplex Aurora 64B/66B channels that leverage the transceivers to the north of the processing system. The HSDP allows daisy-chaining of channels from different devices. The HSDP can also be accessed by the serial transceivers in the PL via an Aurora bridge also in the PL.



### **External Flash Memory Interfaces**

The SD/eMMC controller supports 1- and 4-bit data interfaces at low, default, high-speed, and ultra-high-speed (UHS) clock rates. This controller also supports 1-, 4-, or 8-bit-wide eMMC interfaces that are compliant to the eMMC 4.51 specification. eMMC is one of the primary boot modes and supports boot from managed NAND devices. The controller has a built-in DMA for enhanced performance.

The quad SPI controller is one of the primary boot devices. It supports 4-byte and 3-byte addressing modes. In both addressing modes, single, dual-stacked, and dual-parallel configurations are supported. Single mode supports a quad serial NOR flash memory, while in double stacked and double parallel modes, it supports two quad serial NOR flash memories.

The octal SPI controller is one of the primary boot and configuration devices. It has an 8-pin interface and provides up to 400 MB/s of bandwidth in double data rate mode and up to 166 MB/s in single data rate mode. It has two chip-selects to support deeper memory and a built-in DMA for enhanced performance.

### **Slave Boot Modes**

In addition to JTAG, SelectMAP is also an available slave boot mode. SelectMAP is a high bandwidth, stream oriented, parallel interface that can be configured as 8-, 16- or 32-bit wide. It runs up to 200 MHz.



## **Compute and Acceleration Engines**

### **AI Engine Array**

Some Versal devices contain a two-dimensional array of Al Engines. There are three types: AlE, AlE-ML, and AlE-ML v2. Each tile contains: an Al Engine, a high-performance VLIW vector (SIMD) processor; integrated data memory; and interconnects for streaming, configuration, and debug. Alongside the tiles is the Al Engine array interface that provides the necessary logic to connect the Al Engine array to the other resources in the PL, processing system, and the NoC. Devices with an AlE-ML array include additional rows of 512 KB memory tiles.

Table 17 shows the size of the arrays in columns and rows and the number of interface tiles to PL and NoC.

Table 17: AI Engine Array Size

		AI Edge Series Gen 2					AI Edge Series							AI Core Series				Premium Series			
	2VE3304	2VE3358	2VE3504	2VE3558	2VE3804	2VE3858	VE2002	VE2102	VE2202	VE2302	VE1752	VE2602	VE2802	VC1502	VC1702	VC1802	VC1902	VC2602	VC2802	VP2502	VP2802
Columns of AI Engines	12	12	24	24	36	36	12	12	17	17	38	38	38	33	38	50	50	38	38	59	59
Rows of AI Engines	2	2	4	4	4	4	1	1	2	2	8	4	8	6	8	6	8	4	8	8	8
AI Engine to PL Interface Tiles	-	_	-	-	-	-	7	7	12	12	27	28	28	27	27	39	39	28	28	47	47
AI Engine to NoC Interface Tiles	_	-	-	-	-	_	2	2	6	6	12	12	12	12	12	16	16	12	12	20	20
Columns of Memory Tiles	12	12	24	24	36	36	12	12	17	17	0	38	38	0	0	0	0	38	38	0	0
Rows of Memory Tiles	1	1	1	1	2	2	1	1	1	1	0	2	2	0	0	0	0	2	2	0	0



#### AI Engine

The AI Engine contains a scalar unit, a vector unit, load units, and a memory interface. The scalar unit contains: a 32-bit scalar RISC processor with register files for general-purpose, pointer, configuration, and backup registers; and a 32x32-bit scalar multiplier. The AI Engine also supports non-linear functions including sine/cosine (AIE only), squareroot, and inverse-squareroot. Three address generator units (AGUs) are available: two dedicated as load units, and one dedicated as a store unit. The vector unit contains: 512-bit vector fixed-point / integer unit. Devices with AIE contain a single-precision floating point vector unit. Devices with AIE-ML and AIE-ML v2 contain a floating-point vector unit also used for Bfloat16 and MX6/MX9 (AIE-ML v2 only) support. The vector units in AIE, AIE-ML, and AIE-ML v2 support concurrent operation on multiple vector lanes. Within each AI Engine is a dedicated, single-port, 16 KB program memory (128-bit wide and 1k deep). The program memory supports instruction compression and has ECC protection and reporting

#### Al Engine Data Memory

Separate from the AI Engine, each tile contains 32 KB of data memory for AIE and 64 KB of data memory for AIE-ML and AIE-ML v2, divided into eight single-port banks. This structure allows up to eight parallel memory access transactions every clock cycle, with five cycle access latency. Stall signals identify memory access conflicts during which time any outstanding memory operations are buffered. Each data memory module supports memory error detection (parity) and reporting. The data memory also contains DMA logic that supports incoming stream to local memory, outgoing stream from local memory, and buffered streams in local memory. Support for two-dimensional stride access enables any AI Engine to access data memories in adjacent AI Engine tiles in the north, south, east, and west directions, allowing a single AIE to access up to 128 KB of data memory and a single AIE-ML / AIE-ML v2 to access up to 256 KB of data memory.


### AIE-ML/AIE-ML v2 Memory Tiles

Devices with AIE-ML or AIE-ML v2 array also includes, at the bottom of the array, memory tiles that contain high-density (512 KB) and high bandwidth memory, divided into 8 banks, and an integrated DMA to access local memory and neighboring memories.



### **Processing System**

All Versal devices contain a processing system (PS or PSX) consisting of APU, RPU, and peripherals. The processing system is part of a group of architectural elements that include the platform management controller (PMC or PMCX), CPM block, NoC, and integrated memory controllers that are tightly coupled, but are also capable of operating independently from each other. The simplified layout is shown in Figure 2.



DS950\_02\_031424

Figure 2: Processing System and Surrounding Blocks

The platform management controller is responsible for booting the processing system from one of its primary boot sources. The PS and PSX also have direct access to the features inside the CPM, which talks to the serial transceivers directly to the north for implementation of high-performance interconnect based on PCI-SIG technologies. Programmable logic can be configured at any stage of the process and can be performed before or after the processing system is booted.



### **PS Processing System**

#### **Application Processing Unit (APU)**

The APU has a feature-rich dual-core Arm Cortex-A72 processor. Cortex-A72 cores are 64-bit-wide application processors based on the Arm-v8A architecture, which supports hardware virtualization. Each of the Cortex-A72 cores has: 48 KB of instruction L1 cache and 32 KB of data L1 cache, with parity and ECC protection respectively; a NEON SIMD engine; and a single and double precision floating point unit. In addition to these blocks, the APU consists of a snoop control unit and a 1 MB L2 cache with ECC protection to enhance system-level performance. The snoop control unit keeps the L1 caches coherent thus eliminating the need of spending software bandwidth for coherency. The APU also has a built-in interrupt controller supporting virtual interrupts.

The APU communicates to the rest of the processing system through the 128-bit AXI coherent extension (ACE) port via Cache Coherent Interconnect (CCI) block, using the system memory management unit (SMMU). The APU is also connected to the PL through the 128-bit accelerator coherency port (ACP), providing a low latency coherent port for accelerators in the PL. To support real-time debug and trace, each core also has an Embedded Trace Macrocell (ETM) that communicates with the Arm CoreSight™ Debug System.

#### Real-Time Processing Unit (RPU)

The RPU in the processing system contains a dual-core Arm Cortex-R5F processor. Cortex-R5F cores are 32-bit real-time processor cores based on the Arm-v7R architecture. Each of the Cortex-R5F cores has 32 KB of Level 1 (L1) instruction and data cache with ECC protection. In addition to the L1 caches, each of the Cortex-R5F cores also has a 128 KB tightly coupled memory (TCM) interface for real-time single cycle access. The RPU also has a dedicated interrupt controller and floating point unit. The RPU can operate in either split or lock-step mode. In split mode, both processors run independently of each other. In lock-step mode, they run in parallel with each other, with integrated comparator logic, and the TCMs are used as a 256 KB unified memory.

The RPU communicates with the rest of the processing system via the 128-bit AXI-4 ports connected to the low power domain switch. It also communicates directly with the PL through 128-bit low latency AXI-4 ports. To support real-time debug and trace, each core also has an embedded trace macrocell (ETM) that communicates with the Arm CoreSight Debug System.

### **Connectivity Peripherals**

In the processing system, many peripherals are used to connect to external devices over industry-standard protocols, including CAN-FD, SPI, USB, Ethernet, I2C, and UART. Many of the peripherals support clock gating and power gating modes to reduce dynamic and static power consumption. These peripherals either use multiplexed I/O (MIO) to connect to the external components, or if required, they can also be routed into and through the PL using the extended multiplexed I/O (EMIO).



With the adjacent CPM and platform management controller providing access to the high-speed and boot configuration interfaces respectively, the number of peripherals required directly in the I/O unit is relatively small, containing:

- 2 gigabit Ethernet controllers
- 2 SPI controllers
- 2 I2C controllers
- 2 CAN/CAN-FD controllers
- 2 UARTs
- GPIO
- 1 USB 2.0 (device and host) controller

The following functions are included in the I/O unit so they can share MIO:

- 4 triple-timer counters
- 1 watchdog timer

All peripherals within the I/O unit have Trustzone support through system control registers. The I/O unit has master and slave AXI interface ports to the LPD interconnect. One APB bus at top level is used to control AXI bridges within the I/O unit.

#### **USB 2.0**

The USB controller can be configured as host or device. The controller is compliant to the USB 2.0 specification and supports high, full, and low-speed modes in all configurations. In host mode, the USB controller is compliant with the Intel XHCI specification. In device mode, it supports up to the 12 endpoints. The Universal Low Peripheral Interface (ULPI) is used to connect the controller to an external PHY operating up to 480 Mb/s.

#### **Ethernet MAC**

The pair of tri-speed Ethernet MACs support 10 Mb/s, 100 Mb/s, and 1 Gb/s operations. They also support jumbo frames and timestamping through the interfaces based on IEEE Std 1588 v2. Time Sensitive Network (TSN), which either uses IEEE Std 1588 or 802.1AS-REV, is also supported. The Ethernet MACs can be connected through the MIO (RGMII), or through EMIO (GMII). The GMII interface can be converted to a different interface within the PL.



### **PSX Processing System**

#### **APU**

The APU is a feature-rich eight-core, two cluster unit based on Arm Cortex A78AE processors. The A78AE cores can operate split or in lock-step. Each core has: 64 KB level 1 instruction/data cache and 512 KB unified level 2 cache. Each cluster of four processors has 2 MB unified level 3 cache.

The APU communicates with the rest of the processing system via the coherent hub interface (CHI) based coherency interconnect (CMN-600 w/AE). The coherent interconnect enables the PSX to satisfy safety requirements, provides snoopable LLC, enables efficient L3 stashing and provides sufficient bandwidth and QoS for incoming traffic and traffic to the NoC.

#### **RPU**

The RPU in the PSX contains a ten-core Arm Cortex-R52 real-time processor. Each of the R52 cores has 32 KB of level 1 instruction and data cache with ECC protection. In addition to the L1 caches, each of the Cortex-R52 cores also has a 128 KB tightly coupled memory (TCM) interface for real time single cycle access. To provide high-level safety, the Cortex-R52 cores are configurable as split-lock (split or lock-step). The cores are organized into independent, dual-core clusters.

The RPU communicates with the rest of the PSX via the low-power domain (LPD), non-coherent interconnect. The on-chip memory (OCM) is also connected to the LPD interconnect. OCM is organized into two banks of 0.5 MB. Each bank can be accessed through a dedicated 128-bit AXI interface via the LPD interconnect.

### Peripherals

The PSX contains many peripherals to connect to external devices over industry-standard protocols including gigabit Ethernet, CAN-FD, USB, UART, SPI, I2C and I3C. The peripherals connect to the LPD I/O unit (IOU) interconnect.

The full list of available peripherals is:

- 2 gigabit Ethernet controllers
- 2 SPI controllers
- 2 I2C/I3C controllers
- 2 CAN/CAN-FD controllers
- 2 UARTs
- 2 USB 2.0 controllers
- GPIO

The following functions are included in the I/O unit so they can share MIO:

- 4 triple-timer counters
- 2 watchdog timers



#### **USB 2.0**

The USB controller can be configured as host or device. The controller is compliant to the USB 2.0 specification and supports high, full, and low-speed modes in all configurations. In host mode, the USB controller is compliant with the Intel XHCI specification. In device mode, it supports up to the 12 endpoints.

#### **Ethernet MAC**

The pair of tri-speed Ethernet MACs support 10 Mb/s, 100 Mb/s, and 1 Gb/s operations. They also support jumbo frames and timestamping through the interfaces based on IEEE Std 1588 v2. Time Sensitive Network (TSN), which either uses IEEE Std 1588 or 802.1AS-REV, is also supported. The Ethernet MACs can be connected through the MIO (RGMII), or through EMIO (GMII). The GMII interface can be converted to a different interface within the PL.

## **Programmable Logic**

### **Configurable Logic Block (CLB)**

Every configurable logic block (CLB) contains 32 look-up tables (LUTs) and 64 flip-flops. The LUTs can be configured as either one 6-input LUT with one output, or as two 5-input LUTs with separate outputs but common inputs. Each LUT can optionally be registered in a flip-flop. In addition to the LUTs and flip-flops, the CLB contains arithmetic carry logic and multiplexers to create wider logic functions. Within each CLB, 16 LUTs can be configured as a 64-bit RAM, as a 32-bit shift register (SRL32), or as two 16-bit shift registers (SRL16s). For every group of 64 flip-flops, there are four clocks signals, four set/reset signals, and 16 clock enables. Within every CLB are dedicated interconnect paths for connecting LUTs together without having to exit and re-enter a CLB and cascade muxes. This enables a flexible carry logic structure that allows a carry chain to start at any bit in the chain.

### **Internal Memory**

Each Versal device contains several programmable, internal storage capabilities. In addition to the distributed RAM capability in the CLB, there are dedicated blocks for building various size storage elements.

### On-Chip Memory (OCM)

In addition to the 32 KB of L1 data cache, the RPU contains 256 KB OCM with ECC. The OCM is accessed through two 128-bit AXI interfaces with one AXI interface dedicated to the two Cortex-R5F processors and the other AXI interface available to the APU and other masters. Memory accesses from the RPU are treated with higher priority than memory accesses through the general 128-bit AXI interface.

Some Versal devices include accelerator RAM, an additional 4 MB of on-chip memory with ECC located outside of the processing system. This memory provides direct access from the RPU via a 128-bit AXI interface and can also be accessed from the PL through two 256-bit AXI interfaces. The memory is divided into three banks supporting concurrent read or write accesses from the PL and RPU to different banks.



#### Block RAM

True dual-port block RAMs, each having 36 Kb of storage capacity, can be configured as either one 36 Kb RAM, or two completely independent 18 Kb RAMs. Each port can be configured as  $4K \times 9$ ,  $2K \times 18$ ,  $1K \times 36$ , or  $512 \times 72$  in simple dual-port mode. The two ports can have different aspect ratios. Also, the read port width can be different from the write port width for each port.

**Synchronous operation:** Each memory access, read, and write is controlled by the clock. All inputs, data, address, clock enable, and write enable are registered. The data output is always latched, retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation, the data output can be made to reflect the previously stored data, the newly written data, or remain unchanged. There is independent reset control of output latches and registers.

**Asynchronous operation:** The data outputs can also be set/reset asynchronously. The sleep input, which places the array in a low-power state, can be optionally asynchronous.

**True dual-port operation:** The block RAM has two completely independent ports that share nothing but the stored data.

**Simple dual-port operation:** One port is dedicated as a write port and the other as a read port. The data width can thus be extended to 72 bits for the 36 Kb full block RAM or 36 bits for the "split" 18 Kb block RAM.

Cascade mode supports all configurations available in 36 Kb RAM or 18 Kb RAM. Cascading refers to combining multiple block RAMs to build larger ones, without using additional logic resources.

Each 64-bit-wide block RAM can generate, store, and use eight additional bits to perform single-bit error correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used without the memory array to support the implementation of ECC on user designed internal datapaths or memory controllers. Block RAM contents can be initialized or cleared by the configuration device image.

#### **UltraRAM**

Dual-port UltraRAMs, each having 288K bits of storage capacity, can be configured as one 288 Kb RAM. Each port can be configured as 32K x 9, 16K x 18, 8K x 36, or 4K x 72. The two ports can have different aspect ratios.

**Synchronous operation only:** Each memory access, read, and write is controlled by the clock. All inputs, data, address, clock enable, and write enable are registered. The data output is always latched, retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency.

**Asynchronous control:** The data outputs can also be set/reset asynchronously. The sleep input, which places the array in a low power state, can be optionally asynchronous.

**Pseudo dual-port operation:** There are two ports on the memory. Each is capable of reading or writing in a single cycle. The ports are sequenced in a fixed order, allowing up to two transactions per cycle. (Both ports write, both ports read, or one port reads while the other writes.) This necessitates that the two ports share a common clock. During a write operation, the data output remains unchanged on a given port. There is independent reset control of output latches and registers.



ECC logic in the UltraRAM supports error checking and correction. Both ports have dedicated ECC for either read or write. The ECC logic is organized for 64-bit-wide data, which can generate, store, and use eight additional bits to perform single-bit error correction and double-bit error detection (ECC) during the read process.

It is possible to cascade the address and data of adjacent blocks to build deeper memories. Optional pipelining is also available to maintain the clock rate through tall cascades of UltraRAM.

#### **Multiport RAM**

Multiport RAM (MPRAM) is an array of eight 5 Mb RAMs, totaling 40 Mb. Each RAM has one write and one read port of 128-bit data. In addition, up to two write and two read 128-bit ports provide access to all eight RAMs.

Each 5 Mb RAM can be accessed individually (unit access) in simple dual-port mode supporting simultaneous write and read at 128-bit. Total storage is 40960 words of 128-bit data. Two global read and two global write ports allow 128-bit access to all eight RAMs (global access), totaling 8x40960 words of 128-bit data (40 Mb total). Global access can be combined with unit access, for example, global write with unit reads on multiple RAMs.

Internally, RAMs are accessed at twice the interface clock frequency and can operate in write-before-read mode or read-before-write mode. All RAMs support error checking and correction (ECC) with single error correction, double error detection with flags for each RAM. Unused RAMs will be shut down to save power.

### **Digital Signal Processing (DSP)**

DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP Engines. Versal devices have many dedicated, low-power DSP Engines, combining high speed with small size while retaining system design flexibility.

Each DSP Engine fundamentally consists of a dedicated 27 × 24 bit twos complement multiplier and a 58-bit accumulator. The multiplier can be dynamically bypassed, and two 58-bit inputs can feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit add/subtract/accumulate), or a logic unit that can generate any one of ten different logic functions of the two operands.

The DSP Engine includes an additional pre-adder, typically used in symmetrical filters. This pre-adder improves performance in densely packed designs and reduces the DSP Engine count by up to 50%. The 116-bit-wide XOR function, programmable to 12, 22, 24, 34, 58, or 116-bit widths, enables performance improvements when implementing forward error correction and cyclic redundancy checking algorithms.

The DSP Engine also includes a 58-bit-wide pattern detector that can be used for convergent or symmetric rounding. The pattern detector is also capable of implementing 116-bit-wide logic functions when used in conjunction with the logic unit.

The DSP Engine provides extensive pipelining and extension capabilities that enhance the speed and efficiency of many applications beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down counter.



The DSP Engine layout enables new modes of operation in addition to the conventional fixed-point operation.

**Three element vector / INT8 dot product:** The DSP Engine can be used in vector fixed-point ALU mode in which the 27 x 24 bit multiplier is replaced by a three-dimensional vector dot-product unit. The dot-product unit supports element-wise product negation with negate pins.

**Complex 18b x 18b:** Using two back to back DSP Engines, the Versal architecture enables creation of an 18 x 18 + 58 twos complement complex multiply accumulator in which each of the two complex inputs can be optionally conjugated.

**Single precision floating point:** The DSP Engine contains a floating-point multiplier and a floating-point adder with separate outputs in binary32 format. Each floating-point multiplier input can be in either binary32 (single-precision or FP32) or binary16 (half-precision or FP16) format.

## **Connectivity**

#### **Transceivers**

GTY/GTYP transceivers support data rates up to 32.75 Gb/s. GTM transceivers support data rates up to 112 Gb/s depending on the Versal device series. Minimum data rate for all transceivers is 1.2 Gb/s but lower data rates can be achieved by utilizing oversampling in the programmable logic.

### **GTY/GTYP** Transceivers

The serial transmitter and receiver are independent circuits that use an advanced phase-locked loop (PLL) architecture to multiply the reference frequency input by certain programmable numbers between 4 and 25 to become the bit-serial data clock. Each transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.

#### Transmitter (GTY/GTYP)

The transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 16, 20, 32, 40, 64, 80, 128, or 160. This allows the designer to trade off datapath width against timing margin in high-performance designs. These transmitter outputs drive the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data is fed through an optional FIFO and has additional hardware support for the 8B/10B, 64B/66B, or 64B/67B encoding schemes to provide a sufficient number of transitions. The bit-serial output signal drives two package pins with differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.



#### Receiver (GTY/GTYP)

The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit-serial differential signal into a parallel stream of words, each 16, 20, 32, 40, 64, 80, 128, or 160. This allows the designer to trade off internal datapath width against logic timing margin. The receiver takes the incoming differential data stream, feeds it through programmable DC automatic gain control, linear and decision feedback equalizers (to compensate for PC board, cable, optical and other interconnect characteristics), and uses the reference clock input to initiate clock recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and optionally ensures sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into the device logic using the RXUSRCLK clock. For short channels, the transceivers offer a special low-power mode (LPM) to reduce power consumption by approximately 30%.

The receiver DC automatic gain control and linear and decision feedback equalizers can optionally "auto-adapt" to automatically learn and compensate for different interconnect characteristics. This enables even more margin for 10G+ and 25G+ backplanes.

#### **Out-of-Band Signaling**

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCIe and SATA/SAS applications.

#### **GTM Transceivers**

The serial transmitter and receiver are independent circuits that use an advanced phase-locked loop (PLL) architecture to multiply the reference frequency input by certain programmable numbers between 16 and 160 to become the bit-serial data clock. Each transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.

#### Transmitter (GTM)

The transmitter is fundamentally a parallel-to-serial converter. These transmitter outputs drive pulse amplitude modulated signals with either four levels (PAM4) or two levels (NRZ) to the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data can optionally leverage a Reed-Solomon, RS(544,514) Forward Error Correction encoder and/or 64b66b data encoder. The bit-serial output signal drives two package pins with PAM4 differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.

#### Receiver (GTM)

The receiver is fundamentally a serial-to-parallel converter, changing the incoming PAM4 differential signal into a parallel stream of words. The receiver takes the incoming differential data stream, feeds it through automatic gain compensation (AGC) and a continuous time linear equalizer (CTLE), after which it is sampled with a high-speed analog to digital converter. Further equalization is completed digitally via a decision feedback equalizer (DFE) and feed forward equalizer (FFE) implemented in DSP logic before the recovered bits are parallelized and provided to the PCS. This equalization provides the flexibility to receive



data over channels ranging from very short chip-to-chip to high loss backplane applications across all supported rates. Clock recovery circuitry generates a clock derived from the high-speed PLL to clock in serial data and provides an appropriately divided and phase-aligned clock, RXOUTCLK, to internal logic.

Parallel data can optionally be transferred into an RS-FEC and/or 64b/66b decoder before being presented to the programmable logic interface.

### **Integrated Block for PCI Express**

The Versal architecture uses two different types of integrated blocks to enable PCIe designs. Versal devices can contain one or more instances of a programmable logic integrated block for PCIe designs (PL PCIE), which reside in the PL as illustrated in Figure 1. Versal devices can also contain one CPM, which resides adjacent to the processing system as illustrated in Figure 2. Multiple versions of both these integrated blocks exist in the Versal architecture, with details shown in Table 18.

#### PL PCIE

PL PCIE communicates with the adjacent serial transceivers and supports the protocols, data rates, and link widths shown in Table 18. Each PL PCIE can be configured as an Endpoint or Root Port. The Root Port configuration can be used to build the basis for a compatible Root Complex, to allow custom chip-to-chip communication via the PCI Express protocol, and to attach endpoint devices, such as Ethernet controllers or Fibre Channel HBAs, to the device. For high-performance applications, advanced buffering techniques of the PL PCIE offer a flexible maximum payload size. The PL PCIE interfaces to the integrated high-speed transceivers for serial connectivity and to PL memory resources for data buffering. Combined, these elements implement the Physical Layer, Data Link Layer, and Transaction Layer of the PCI Express protocol.

#### **CPM**

The CPM has dedicated connects to a set of 16 adjacent serial transceivers and supports the protocols, data rates, and link widths shown in Table 18. The CPM contains sub-blocks for two PCIe functions, one or two optional DMA controllers, plus an optional coherent cache function. Both sub-blocks for PCIe can be configured as an Endpoint, and depending on the CPM version, either one or both of these sub-blocks has access to the available DMA controllers and can also be configured as a Root Port. The DMA controllers provide dedicated connections to the NoC.

The CPM also incorporates cache coherent interconnect functionality to allow construction of accelerator designs with CCIX interfaces. The CPM is configured separately from the PL, enabling the CPM to become operational early in the boot sequence.



Table 18: Supported Protocols, Data Rates, and Link Widths

	PL PCIE4	CPM4	PL PCIE5	СРМ5
Governing Specifications	PCI Express Base Specification Rev 4.0	PCI Express Base Specification Rev 4.0	PCI Express Base Specification Rev 5.0	PCI Express Base Specification Rev 5.0
		CCIX Base Specification Rev 1.0	CCIX Base Specification Rev 1.1	CCIX Base Specification Rev 1.1
Max. PCIe Link	Gen4x8	Gen4x16	Gen5x4	2 x Gen5x8
Configurations	Gen3x16	2 x Gen4x8	Gen4x8	Gen4x16
			Gen3x16	2 x Gen4x8
Key PCIe	SRIOV	SRIOV	SRIOV	SRIOV
Features	4PF / 252VF	4PF / 252VF	8PF / 2KVF	16PF / 4KVF
Optional Integrated DMAs	-	Choice of one: QDMA (2K queues) or XDMA	-	2 x QDMA (4K queues)
CCIX Data Rates and	_	16 GT/s, 20 GT/s, 25 GT/s	16 GT/s, 20 GT/s, 25 GT/s, 32 GT/s	16 GT/s, 20 GT/s, 25 GT/s, 32 GT/s
Features		Integrated Cache		Integrated Cache

#### **Ethernet**

The Versal architecture contains integrated blocks for Ethernet functionality capable of operating at different data rates.

#### 600G Channelized Multirate Ethernet Subsystem (DCMAC)

The 600G channelized multirate Ethernet subsystem provides up to 600G of Ethernet bandwidth that can be configured for various rates including 1x400GE, 3x200GE, and 6x100GE. The DCMAC handles all protocol-related functions of an Ethernet MAC, PCS, and FEC, including handshaking, synchronizing, and error checking. It also provides a segmented AXI4-Stream interface for packet data and an AXI4-Lite interface for statistics and management.

The DCMAC can be configured to include forward error correction (FEC) capability, supporting: Clause 91 RS(528, 514) KR4 FEC; Clause 91 RS(544, 514) KP4 FEC; Clause 119 RS(544, 514) KP4 FEC, and Clause 134 RS(544, 514) FEC.

The DCMAC flexible interface (FLEXIF) supports several operating modes including OTN mode, FlexE mode and PCS mode.

### Multirate Ethernet MAC (MRMAC)

The multirate Ethernet MAC (MRMAC) provides high-performance, low latency Ethernet ports supporting a wide range of customization and statistics gathering. Supported configurations are:  $1 \times 100$ GE;  $2 \times 50$ GE;  $1 \times 40$ GE;  $4 \times 25$ GE; and  $4 \times 10$ GE.

The MRMAC supports the following FECs defined and required by IEEE standards: Clause 91 RS(528, 514) KR4 FEC, for 25/50/100GE NRZ support; Clause 91 RS(544, 514) KP4 FEC for 50/100GE PAM4 support; and Clause 74 FEC, for 10/25/40/50GE low-latency support. The MRMAC has a rich set of bypass modes to enable access to FEC-only mode (for custom protocols) and FEC+PCS (for protocol testers).

The MRMAC also supports a new high-precision timestamping feature to enable sub-nanosecond accuracy on IEEE Std 1588 timestamps. This provides hardware support for new IEEE Std 1588-based



time-sensitive networks (TSN) as well as the next generation Ethernet-based wireless fronthaul protocol (eCPRI).

#### 600G Interlaken with FEC

The integrated 600G Interlaken block with FEC supports channelized interfaces operating up to 600 Gb/s with built-in flow control. Each 600G Interlaken block can be configured as 12x56.42G, 24x28.21G, or 24x12.5G. The flexible AXI-Stream user interface is configurable in width from 2048b to 512b. Pairs of lanes share 100G RS(544, 514) FEC and can support FEC-only mode.

### 400G High-Speed Crypto (HSC) Engine

The 400G High-Speed Crypto (HSC) Engine implements an AES-GCM-256/128 engine that provides up to 400 Gb/s of bulk encryption capability on up to 40 channels that can be connected to the DCMAC. Each HSC Engine supports both MACSec and IPSec at up to 400 Gb/s configurable as 1x400G, 2x200G, or 4x100G channels with up to 128 Source Addresses (SA) per 100G.

### 1/0

Four types of programmable I/Os exist in the programmable logic with additional I/Os available in the processing system. See Table 19.

Table 19: Programmable I/O

I/O Type	X510	XPIO	HDIO	MIO
Voltage	1.0V-1.2V	1.0V-1.5V	1.8V-3.3V	1.8V-3.3V
Purpose	Highest performance, DDR5/LPDDR5	High performance, DDR4/LPDDR4	Lower performance, wider voltage range	Support processing system peripherals

#### **X510**

X5IO are optimized for high-performance communication including, but not limited to, interfacing to DDR5 and LPDDR5 memory through the integrated memory controller blocks. X5IO are arranged in banks of 64 I/O and organized as two groups of four 8-bit octads. X5IO support standards with maximum supply voltage of 1.2V. Every X5IO bank includes a physical layer interface (PHY) that can operate in 4:1 mode for use with the integrated memory controllers or 8:1 mode for use with custom circuitry.

#### **XPIO**

XPIO are optimized for high-performance communication including, but not limited to, interfacing to DDR4 memory through the integrated memory controller blocks. XPIO are arranged in banks of 54 I/O and organized as nine 6-bit nibbles. XPIO support standards with maximum supply voltage of 1.5V. Every XPIO bank includes a physical layer interface (PHY) that can operate in 4:1 mode for use with the integrated memory controllers or 8:1 mode for use with custom circuitry.



#### **HDIO**

High-density I/O (HDIO) banks are designed to be a cost-effective method for supporting lower speed, higher voltage range I/O standards. Arranged in banks of 22, the number of HDIO varies depending on Versal device and package. HDIOs offer single-ended I/O including 3.3V and 2.5V LVTTL and LVCMOS. HDIOs also offer differential receivers for low-speed clock inputs and pseudo-differential transmitters. There is Internal  $V_{REF}$  support. The system designer can specify the slew rate and the output strength. The input is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up resistor, a weak pull-down resistor, or weak keeper.

#### MIO

Multiple banks of general-purpose I/O are implemented within the processing system and platform management controller, each with a dedicated power supply. The main category of I/O are the three banks of multiplexed I/O (MIO), which can be accessed by the processing system and the platform management controller. Fixed-function I/O are also available for control and configuration functions.

## **Clocking**

Multiple clock generation blocks are used to synthesize clock frequencies. Clock buffers and routing connect the signals to their destinations.

### **Processing System Clocking**

All clocks in the processing system belong to one of three groups: the main PLL clocks; the internal ring oscillator clock and interface clocks.

#### Main PLL Clocks

The majority of the logic in the processing system is clocked from the three PLLs in the processing system and one PLL in the platform management controller through user configurable clock divider circuits. These divider circuits generate clocks to all CPUs, main interconnects, the platform management controller, and all peripherals. The clocks and their associated PLLs are spread across three power domains: the PMC domain, containing the platform management controller; the low-power domain, containing the RPU and all peripheral clocks; and the full-power domain, containing all other clocks and their PLLs.

### **Internal Ring Oscillator**

The platform management controller operates as the security manager for the device and uses a clock provided by an internal ring oscillator.

### **Interface Clocks**

This category includes clocks that are directly supplied from outside the processing system and includes clocks for the external interfaces, including Ethernet, USB, SWDT, and CAN-FD.

**Product Specification** 



### **PL Clocking**

Clock signals travel around the Versal devices on a network of bidirectional, horizontal, and vertical routing tracks that support many independent clock networks. The vertical tracks reside adjacent to the NoC columns. The programmable logic is divided into clock regions that each have a horizontal clock spine through the middle that can carry 24 clock signals. Clock signals travel along these horizontal clock spines and are then driven into the individual clocked elements within the PL such as flip-flops, DSP Engines, block RAM, and UltraRAM. Clock buffers and clock management components reside adjacent to the XPIO rows on south and (sometimes) north edges of the device.

### **Clock Management**

To generate multiple clock frequencies and phases from an input clock source, Versal devices contain mixed-mode clock managers (MMCMs) and phase-locked loops (PLLs). MMCMs reside adjacent to the horizontal NoC row adjacent to the XPIO and PLLs reside in the XPIO banks. The MMCM and PLL share many characteristics. Both can serve as a frequency synthesizer for a wide range of frequencies and as a jitter filter for incoming clocks. At the center of both components is a voltage-controlled oscillator (VCO), which speeds up and slows down depending on the input voltage it receives from the phase frequency detector (PFD).

There are three sets of programmable frequency dividers: D, M, and O. The predivider D, programmable by configuration and afterwards via the dynamic reconfiguration port (DRP), reduces the input frequency and feeds one input of the traditional PLL phase/frequency comparator. The feedback divider M (programmable by configuration and afterwards via DRP) acts as a multiplier because it divides the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the VCO within its specified frequency range. The VCO has eight equally spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to drive one of the output dividers (six for the PLL, O0 to O5, and seven for the MMCM, O0 to O6), each programmable by configuration to divide by any integer from 1 to 128.

**MMCM additional programmable features:** The MMCM has a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency.

## **Memory Controllers**

Versal architecture contains two types of dedicated memory controller: DDRMC (supporting DDR4 and LPDDR4) and DDR5MC (supporting DDR5 and LPDDR5). Each memory controller has four bidirectional 128-bit system ports and contains a scheduler with transaction reordering capability to improve memory access efficiency. The memory controller operates at half the DRAM clock rate. For example, if the DRAM data rate per bit is 3200 Mb/s, then the DRAM clock rate is 1600 MHz, and the memory controller clock rate is 800 MHz. The memory controllers talk to the dedicated memory PHY (XPHY) in the XPIO banks which, in turn, interface with the I/O pins.



## Stacked Silicon Interconnect (SSI) Technology

The Versal architecture uses the established SSI technology to build 3D ICs that exceed what can be achieved using monolithic die. SSI technology enables multiple super-logic regions (SLRs) to be combined on a passive interposer layer, using proven manufacturing and assembly techniques from industry leaders. Signals travel between adjacent SLRs through many distributed, low-latency connections.

Table 20 shows the number of SLRs in devices that use SSI technology and their dimensions.

Table 20: SLR Count and Dimensions

			Versal Premium Series								Versal HBM Series <sup>(1)</sup>				
	Device	VP1502	VP1552	VP1702	VP1802	VP2502	VP2802	VP1902	VH1522	VH1542	VH1582	VH1742	VH1782		
# SLRs		2	2	3	4	2	4	4	2	2	2	3	3		
SLR Width (in Regions)		10	10	10	10	10	10	9	10	10	10	10	10		
	SLR3	-	-	-	6	-	6	12	-	-	-	-	-		
Height (in Regions)	SLR2	-	-	6	6	-	6	12	-	-	-	6	6		
rieight (in Regions)	SLR1	6	6	6	6	6	6	12	6	6	6	6	6		
	SLR0	7	7	7	7	7	7	12	7	7	7	7	7		

#### Notes:

1. Versal HBM series information refers to logic SLRs only.



## **High Bandwidth Memory (HBM)**

Versal HBM series devices, built on SSI technology, include high bandwidth memory (HBM) DRAM integrated on the same silicon interposer as the SLRs. One or two, 4-high or 8-high stacks of memory are available, delivering a maximum capacity of 32 GB. The HBM interfaces with the SLRs through the silicon interposer with 16 channels of 64 bidirectional data signals per memory stack.

## **Video Decoder Unit (VDU)**

The video decoder unit (VDU) comprises two or four video decoder engines (VDEs) containing a decode or decompress function supporting H.264 and H.265 standards. Each VDE can be used stand-alone, or they can be combined to achieve higher throughput. Maximum throughput is shown in Table 21.

Table 21: VDE Supported Modes

One VDE	Two VDEs	Four VDEs
1 x 4Kp60	2 x 4Kp60	4 x 4Kp60
2 x 4Kp30	4 x 4Kp30	8 x 4Kp30
8 x 1080p30	16 x 1080p30	32 x 1080p30
16 x 720p30	32 x 720p30	64 x 720p30
32 x 720p15	64 x 720p15	128 x 720p15

The VDU interfaces to the PL via two 128-bit master AXI ports for decoder access to memory, one 32-bit AXI master port for MCU access to memory, and one 32-bit APB or AXI-Lite slave port for register programming.

### **GPU**

Versal AI Edge Series Gen2 and Prime Series Gen2 contain an Arm Mali™-G78AE graphics processor unit (GPU) that uses a unified shader core architecture. The single shader processor core type can execute all types of shader code including vertex shaders, fragment shaders, and compute kernels. All cores have access to a shared L2 cache to reduce wasted memory bandwidth due to repeated data fetches. The GPU can be configured as a single partition with four shader cores or two partitions with two shader cores each.

Supported pixel formats include RGB 8/10/16 bit in a variety of container formats, YUV In 8/10/16 bit, and YUV Out 8/10 bit. Adaptive scalable texture compression (ASTC) is supported in both low dynamic range (LDR) and high dynamic range (HDR), enabling support for both 2D and 3D images. Arm frame buffer compression (AFBC) v1.3 supports 4x4 pixel block size.



## **Image Signal Processor**

The image signal processor (ISP) contains one to three ISP tiles for preprocessing raw image sensor data. Each ISP tile supports a maximum pixel rate of 600 megapixels per second with a maximum horizontal or vertical resolution of 4096 pixels. Input pixel depth in linear and compressed formats are supported.

ISP tiles are compatible with standard Bayer input (RGGB, GRBG, BGGR), monochrome (CCCC), RYYCy, RCCG, RCCC, and RGB-IR sensor types. An AXI4-Stream interface accepts streaming live data from a MIPI CSI-2 interface. ISP tiles also accept memory-input data from DMA read functionality and input test patterns from an in-built test pattern generator (TPG).

Video output formats such as YUV 4:2:0, YUV 4:2:2, Y only, 8 or 10 bits per component, and RGB888 are supported through AXI4-streaming for live out, and AXI4-memory mapped interfaces for memory out. Each ISP has dual output capability enabling primary output and secondary output with separate controls. One input stream can be processed by a single ISP tile for different primary and secondary output streams. RGB-IR image sensor data can be processed to provide RGB data on the primary output and IR data on the secondary output. In the memory out I/O type, both primary and secondary output DMA support raster half-DWORD aligned frame buffer format suitable for 10-bit max color depth.

### **Video Codec Unit**

The video codec unit (VCU) in some Versal AI Edge Series Gen2 and Prime Series Gen2 devices provides HEVC/AVC encoding and decoding. Each video encoder instance supports up to 4K60 4:4:4 12-bit single stream. Each video decoder engine supports up to 4K60. The VCU can simultaneously encode and decode up to 32 streams with a maximum aggregated bandwidth of 3840x2160 @ 60 fps.

The VCU supports: H.264, H.265, and JPEG (decode) standards; 4:2:0, 4:2:2, 4:4:4, and monochrome formats; and 8-, 10-, and 12-bit depths. DCI 4K (4096x2160) @ 60 fps is supported. The encoder supports DCI 4K60 with 950 MHz, and the decoder supports DCI4K60 with 918 MHz.



## **Ordering Information**

Table 22 shows the speed and temperature grades available in the different device series.  $V_{CCINT}$  supply voltage is listed in parentheses.

Table 22: Speed Grade and Temperature Grade

		Speed, Voltage, S	tatic Power, and Tempe	erature Information
Series	<b>XC Devices</b>	Exte	ended	Industrial
		0° to +100°C	0° to +110°C(1)	-40° to +110°C(1)
		-1MSE	-2MSE	-2MSI
	2VE3304	-1LSE	-2MLE	-2MLI
	2VE3358		-2LSE	-1MSI
AI Edge Gen 2	2VE3504 2VE3558		-2LLE	-1MLI
	2VE3804			-2LLI
	2VE3858			-1LSI
				-1LLI
		-1MSE	-2MSE	-2HSI
	VE2002	-1LSE	-2MLE	-2MSI
	VE2102		-2LSE	-2MLI
AI Edge	VE2202 VE2302		-2LLE	-1MSI
AI Luge	VE1752			-1MLI
	VE2602 VE2802			-2LLI
				-1LSI
				-1LLI
		-1MSE	-2MSE	-2HSI
		-1LSE	-2MLE	-2MSI
	VC1502 VC1702		-2LSE	-2MLI
AI Core	VC1802		-2LLE	-1MSI
AI COIC	VC1902 VC2602			-1MLI
	VC2802			-2LLI
				-1LSI
				-1LLI
		-1MSE	-2MSE	-2MSI
	2) /442.25.4	-1LSE	-2MLE	-2MLI
	2VM3354 2VM3554		-2LSE	-1MSI
Prime Gen 2	2VM3654 2VM3658		-2LLE	-1MLI
	2VM3658 2VM3858			-2LLI
				-1LSI
				-1LLI



Table 22: Speed Grade and Temperature Grade (Cont'd)

		Speed, Voltage, S	tatic Power, and Tempe	rature Information
Series	XC Devices	Exte	ended	Industrial
		0° to +100°C	0° to +110°C <sup>(1)</sup>	-40° to +110°C(1)
		-1MSE	-2MSE	-2HSI
		-1LSE	-2MLE	-2MSI
	VM1102		-2LSE	-2MLI
	VM1302 VM1402		-2LLE	-1MSI
	VM1502 VM1802			-1MLI
	VM1802 VM2202			-2LLI
				-1LSI
				-1LLI
		-1MSE	-2MSE	-2HSI
		-1LSE	-2MLE	-2MSI
Prime			-2LSE	-2MLI
	VM2152		-2LLE	-1MSI
				-1MLI
				-1LSI
				-1LLI
		-3HSE	-2MSE	-2MSI
		-1MSE	-2MLE	-2MLI
	VM2302	-1LSE	-2LSE	-1MSI
	VM2502 VM2902		-2LLE	-1MLI
				-1LSI
				-1LLI
		-1MSE	-2MSE	-2HSI
		-1LSE	-2MLE	-2MSI
			-2LSE	-2MLI
	VP1002		-2LLE	-1MSI
	VP1052			-1MLI
				-2LLI
				-1LSI
				-1LLI
	VP1102	-3HSE	-2MSE	-2MSI
Premium	VP1202 VP1402	-1MSE	-2MLE	-2MLI
	VP1502	-1LSE	-2LSE	-1MSI
	VP2502 VP1552		-2LLE	-1MLI
	VP1702			-1LSI
	VP1802 VP2802			-1LLI
		-3HSE	-2MSE	
		-1MSE	-2MLE	
	VP1902	-1LSE	-2LSE	
		ILUL	-2LJE	



Table 22: Speed Grade and Temperature Grade (Cont'd)

		Speed, Voltage, Static Power, and Temperature Information							
Series	XC Devices	Exte	Extended						
		0° to +100°C	0° to +110°C <sup>(1)</sup>	-40° to +110°C <sup>(1)</sup>					
		-3HSE	-2MSE						
НВМ	All	-1MSE	-2MLE						
пым	All	-1LSE	-2LSE						
			-2LLE						

 In extended and industrial temperature grades, some ordering combinations can operate for a limited time with a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage. Operation at 110°C Tj is limited to 3% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 3% of device lifetime.

The ordering information shown in Figure 3 applies to Versal devices.




Figure 3: Versal Device Ordering Information



## **Revision History**

The following table shows the revision history for this document:

Date	Version	Description of Revisions
06/04/2024	2.2	Updated Table 2 and Table 22.
04/24/2024	2.1	Updated Table 5, Table 7, Table 11, Table 13, and Table 15.
04/09/2024	2.0	Added AI Edge Series Gen 2 and Prime Series Gen 2 throughout. Updated General Description, Table 1, Compute and Acceleration (summary), Compute and Acceleration Engines, Processing System, Ordering Information, and Figure 3. Added AI Edge Series Gen 2 resource (Table 2) and packaging information (Table 3). Added Prime Series Gen 2 resource (Table 8) and packaging information (Table 9). Added PSX Processing System, GPU, Image Signal Processor, and Video Codec Unit. Updated Table 16.
02/26/2024	1.21	Updated General Description, Figure 2, Table 1, Table 10, Table 11, Table 12, and Table 13 (added SBVJ1369 package).
11/14/2023	1.20	Added VM2152 device (Table 10, Table 11, Table 22). Added X5IO; updated Table 19. Updated Connectivity, page 3, and Memory Controllers.
09/25/2023	1.19	Removed VSVC2021 package from Premium series (Table 13). Removed Soft-Decision Forward Error Correction (SD-FEC) section.
06/27/2023	1.18	Updated Table 1, Table 6, Table 7, Table 10, Table 12, Table 13, Table 20, and Table 22. Added Primary Public Keys table (Table 16) and AI Engine Array Size (Table 17). Added VP1902 and VSVA6865 and VSVB6865 packages and Multiport RAM. Removed VC1352.
11/18/2022	1.17	Updated AI Edge series information in Table 4 and Table 5. Updated AI Core series information in Table 6 and Table 7. Added NSVH1369 package to VM2202 and VSVI1760 package to VM2502 and removed VSVC2197 in Table 11. Removed VSVC2197 from Table 13 and updated HDIO counts.
04/20/2022	1.16	Added four Premium devices to Table 12, Table 13, and Table 22: VP1002, VP1052, VP2502, and VP2802.
02/28/2022	1.15	Updated Table 1, Table 11, Table 12, and Table 13.
12/09/2021	1.14	Updated Table 1 and Table 22. Added table note to Table 4, Table 6, Table 10, Table 12, Table 13, and Table 14.
10/19/2021	1.13	Updated Table 1, Table 4, Table 5, Table 6, Table 7, Table 11, Table 13, Table 20, and Table 22.
07/14/2021	1.12	Added HBM series throughout document. Added Video Decoder Unit (VDU). Updated Table 1. Updated I/O information in Table 5, Table 7, Table 11, and Table 13. Updated package information in Table 11. Updated Table 22.
06/29/2021	1.11	Added VDU information to product tables. Updated package information in Table 5. Updated VC1502 in Table 6 and Table 7. Added note to Table 10. Made typographical edit to Table 11.
06/09/2021	1.10	Added AI Edge series throughout document. Added two AI Core devices to Table 6: VC2602 and VC2802. Updated Compute and Acceleration Engines.
04/26/2021	1.9	Added VM2202. Updated Table 6, Table 7, Table 10, Table 11, and Table 22.
02/26/2021	1.8	Updated Table 1, Table 7, Table 11, Table 13, and Figure 3. Added Table 22.
08/27/2020	1.7	Updated Table 1, Table 10, Table 11, and added Stacked Silicon Interconnect (SSI) Technology.
05/11/2020	1.6	Updated Table 10, Table 11, and Table 12.
03/10/2020	1.5.1	Typographical edits.
03/10/2020	1.5	Updated Table 1 and added Versal Premium series information throughout document.
01/16/2020	1.4	Updated Figure 3. Corrected revision history date of v1.3.



Date	Version	Description of Revisions
12/16/2019	1.3	Added Ordering Information. Updated Table 1, Table 6, Table 7, Table 10, Table 11, and Boot and Configuration.
07/03/2019	1.2	Updated External Flash Memory Interfaces and HDIO.
05/16/2019	1.1	Updated Table 1, Table 7, Table 10, Table 11, NoC, and Connectivity Peripherals.
10/02/2018	1.0	Initial release.



## **Please Read: Important Legal Notices**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2018–2024 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Versal, and combinations thereof are trademarks of Advanced Micro Devices, Inc. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. DisplayPort™ and the DisplayPort™ logo are trademarks owned by the Video Electronics Standards Association (VESA®) in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. All other trademarks are the property of their respective owners.