

# Phase Engineered Atomically thin high-K Dielectrics for 2D Electronics


**Sagar Paudel**




Wayne State University  
Physics & Astronomy




# Introduction:



**First Transistor 1947**



**First Transistor used computer 1953**



**Michigan Micro Mote (M<sup>3</sup>) 2015**

- Size of transistor decreased from 10  $\mu\text{m}$  in 1970's to submicron
- Development of Silicon based devices took the central focus
- Two dimensional materials like Graphene attracted lot of interest

# Graphene

- Strong in-plane bond and weak inter-layer force
- Uniform surface
- Free from Dangling bonds
- Stable at room temp
- High Mobility
  - $10^6 \text{cm}^2 \text{v}^{-1} \text{s}^{-1}$  at **2K**
  - $10^5 \text{cm}^2 \text{v}^{-1} \text{s}^{-1}$  **room temp**
  - Elac D.C.(2011)*
- Zero band gap

# **Graphene Like 2D material : Transitional Metal Dichalcogenides (TMD)**

- Graphene like material with finite band gap
- Thermally stable
- Compatible
- Excellent on-off ratio  $> 10^6$

# MoS<sub>2</sub> FET

- Field effect mobility of MoS<sub>2</sub> (8-40 nm) is found in tens of cm<sup>2</sup> /Vs and on-off ratio higher than 10<sup>5</sup> .

**Anthony Ayari et al., (2007)**

- The mobility for the single layer MoS<sub>2</sub> FET on SiO<sub>2</sub> is found in the range 0.1 – 10 cm<sup>2</sup>/Vs.

**B. Radisavljevic et. al.,(2011)**

- The mobility of bi-layer MoS<sub>2</sub> FET were extracted 10-15 cm<sup>2</sup>/Vs.

**Han Wang et. al., (2012)**

- Room temperature mobility 50-200 cm<sup>2</sup>/Vs for bulk MoS<sub>2</sub>.

**R. Fivaz et.al., (1967)**

# Challenges of MoS2 FET


- Contact
- Interface
- High K dielectric integration

In our study, we will be focusing on High K dielectric integration of

# Why High K dielectric ?

Electrostatic control of channel is achieved through the capacitive coupling between the gate and the channel region

Scaling requires reduction in the source and drain depth by the same scaling factor as gate length, to ensure the effective control of channel.



$$C = \frac{A \epsilon_r \epsilon_0}{t_{ox}}$$

Decreasing the thickness of gate oxide provides same

# **But ,**

Decreasing the gate oxide thickness gives rise to short channel effects:

- Increase in leakage current
- Reduction In On-off ratio
- Break down of gate oxide

## **Another Way,**

Replacing  $\text{SiO}_2$  by dielectric having high dielectric constant increases the capacitive coupling

**Finding new dielectrics having high dielectric constant !!**



# Criteria Required

- Good thermal stability
- Low density of intrinsic defects
- Sufficient gate dielectric lifetime
- Sufficient energy band-gap


# Possible Candidates

**Table 1** Some physical parameters of high- $\kappa$  dielectrics and heterostructures with Si and Ge

Material	Dielectric constant ( $\kappa$ )	Band gap $E_G$ (eV)	Band offset $\Delta E_C$ (eV) to Si	Band offset $\Delta E_C$ (eV) to Ge	Crystal structure
SiO <sub>2</sub>	3.9	8.9	3.2		Amorphous
Al <sub>2</sub> O <sub>3</sub>	9	8.7	2.8	2.6 [24]	Amorphous
Si <sub>3</sub> N <sub>4</sub>					Amorphous
TiO <sub>2</sub>	80–100	3.5	1.2		Tetragonal
Ta <sub>2</sub> O <sub>5</sub>	26	4.5	1–1.5		Orthorhombic
HfO <sub>2</sub>	25	5.7	1.4	2.0 $\pm$ 0.1 [25]	Monoclinic, tetragonal, cubic
ZrO <sub>2</sub>	25	7.8	1.5		Monoclinic, tetragonal, cubic
La <sub>2</sub> O <sub>3</sub>	30	4.3	2.3	2.56 [24]	Hexagonal, cubic
Y <sub>2</sub> O <sub>3</sub>	15	5.6	2.3	2.56 [24]	Cubic
Gd <sub>2</sub> O <sub>3</sub>	24 $\pm$ 2 [6]			2.44 [24]	
MgO	9.8 [7]	7.3 [7]			Cubic
Er <sub>2</sub> O <sub>3</sub>	14.4 [8]	7.5 [8]	3.5 [8]		
Nd <sub>2</sub> O <sub>3</sub>		5.8 [9]	2.2 [9]		
PrO <sub>2</sub>	25 [10]	3–4 [10]	>1 [10]		Cubic
CeO <sub>2</sub>	52 [11], 26 [12]	4.5 [12]			
LaAlO <sub>3</sub>	26 [13]	6.0 [10]		2.2 [24]	
ZrSiO <sub>4</sub>					Amorphous
HfSiO <sub>4</sub>				2.2 [24]	Amorphous
(Dy <sub>2</sub> O <sub>3</sub> )	14	4.8			


Source :Wu, M. et.  
AI 2008

# Problem in High K dielectric integration of TMD




AFM image of HfO<sub>2</sub> on MoS<sub>2</sub> surface by ALD

Source : Stephen M. et. al., (2013)



XPS image showing island type of growth



AFM image of Al<sub>2</sub>O<sub>3</sub> deposited by 30 ALD cycles on MoS<sub>2</sub>.

Source: Azcari A et.al., 2014


➤ They require complex growth process ➤ Needs Surface treatment

➤ Non-uniform deposition


➤ Surface contamination

# Solution

Two dimensional atomically flat high K dielectric obtained through mechanical exfoliation




Exfoliation of TaS<sub>2</sub>



Thermal Oxidation

# XPS Study of Oxidized TaS<sub>2</sub> :

Intensity a.u.





16

Kuo Y.,

in

Tr  
stoichiometric Ta<sub>2</sub>O<sub>5</sub>


# TEM Study






# AFM Study :

150709Topog...copy\_before heating



Line Profile: Red




Cursor Statistics : Red


Cursor	$\Delta X(\mu\text{m})$	$\Delta Y(\text{nm})$	Angle(deg)
Red	0.344	0.720	0.120

Before heating

150710Topog... copy\_after heating



Line Profile: Red






Cursor Statistics : Red

Cursor	$\Delta X(\mu\text{m})$	$\Delta Y(\text{nm})$	Angle(deg)
Red	0.350	0.776	0.127


After heating

# C-V Measurement :





# C-V Measurement (cont.) :





Using  $C = \frac{A\epsilon_r\epsilon_0}{t_{ox}}$


We found: **K = 12.6**

# Experimental Details

1. Graphene Transfer
2.  $\text{TaS}_2$  Transfer
3. Oxidation
4.  $\text{MoS}_2$  Transfer
5. E-beam Lithography
6. Gold Deposition





# Platinum back-gate device :





# AFM Characterization :

Graphene back gate device



Gr : 8 nm  
 $Ta_2O_5$  : 18 nm  
 $MoS_2$  : 7 nm

Platinum back gate device




Pt = 22 nm  
 $Ta_2O_5$  = 12 nm  
 $MoS_2$  = 6 nm


# Electrical Characterization

## Graphene Back gate Device


### Output Characteristics



# Transfer Characteristic




Linear plot



Semi-log plot


# Sub-threshold Swing



Sub-threshold swing =  $\Delta x / (\text{Order of } \Delta y)$

70 mV/decade  $\sim$  SS

# Mobility Calculation




$$\mu = \frac{L}{W} \frac{dI}{dV_g} \frac{1}{V_{ds}} \frac{1}{C_{bg}}$$

$$C_{bg} = \frac{\epsilon_0 k A}{d}$$


$$\mu \sim 55 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$$



# Hysteresis Behavior





Linear plot







Semi-log plot

# Platinum Back gate device



Output Characteristic



Transfer Characteristic

100 mV/decade < SS

$\mu \sim 50 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$

# Future Works

- $\text{Ta}_2\text{O}_5$  as Top Gate dielectric
- Optimizing the Contacts with Graphene electrodes
- Optimizing the thermal oxidation Process
- Scaling of Dielectric thickness
- Scaling of Channel length

# Acknowledgements

**Advisor :** Dr. Zhixian Zhou

**Committee Members :**

Dr. Boris Nadgorny

Dr. Ashis Mukhopadhyay

Dr. Mark Ming-Cheng Cheng

Bhim Chamlagain, Quingsong Cui, Hsun Jen

Chuang 'Ben',

Meeghage Perera.

Upendra, Kraig, Arthur, Prakash.



THANK YOU


# High K Dielectrics

$$\frac{t_{eq}}{\epsilon_{r, SiO_2}} = \frac{t_{high\ k}}{\epsilon_{r, high\ k}}$$

$$t_{high\ K} = 10\text{ nm}$$

$$\epsilon_{r, SiO_2} = 3.9$$


$$\epsilon_{r, Ta_2O_5} = 20$$




$$t_{eq} = 1.95\text{ nm}$$



# AFM Characterization :




Graphene Back gate device




Platinum Back gate device

# AFM Study :



Before heating



After heating