ECSE 425: Computer Organization and Architecture VHDL Refresher: Finite State Machines

Due January 29, 2016, 11:59 PM

Introduction

The goal of this deliverable is to build and test a finite-state machine to identify the commented characters in C code. Your finite-state machine will have the following ports:

clk: in std_logic;reset: in std_logic;

input: in std_logic_vector(7 downto 0);

output : out std_logic

You will feed one ASCII character per clock cycle to your FSM and will get '0' if the input text is not part of a comment and '1' if it is.

Example

In the following example, the characters where the output should be one is highlighted in green.

Note that the '\n' represent the new-line character (ASCII 10). The exit sequence for the comment ('\n' or "*/") is considered a comment while the opening sequence ("//" or "/*") is not. This simplifies the FSM you have to build.

Where to start

Three files are provided to you for this assignment:

- fsm. vhd: You will implement your FSM in this file. Do not change the port map (entity).
- fsm_tb.vhd: You will implement a complete testbench for your fsm in this file.
- fsm_tb.tcl: You don't have to edit this file. It is a script to compile and run your testbench.

To compile, open ModelSim and change the directory (File, Change Directory) to the one containing those three files. In the Transcript section (ModelSim console), run the following command.

If you don't have compilation errors, you should see the waves appear in the Wave section and your test results in the Transcript section.

Hand In Procedure

Hand in, via MyCourses, in a single ZIP file:

- fsm.vhd
- fsm tb.vhd