











TL061, TL061A, TL061B TL062, TL062A, TL062B, TL064, TL064A, TL064B

SLOS078L-NOVEMBER 1978-REVISED MAY 2015

TL06xx Low-Power JFET-Input Operational Amplifiers

Features

- Very Low Power Consumption
- Typical Supply Current: 200 µA (Per Amplifier)
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Common-Mode Input Voltage Range Includes V_{CC+}
- **Output Short-Circuit Protection**
- High Input Impedance: JFET-Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate: 3.5 V/µs Typical
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- **Tablets**
- White goods
- Personal electronics
- Computers

3 Description

The JFET-input operational amplifiers of the TL06x series are designed as low-power versions of the TL08x series amplifiers. They feature high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents. The TL06x series features the same terminal assignments as the TL07x and TL08x series.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TL06xxD	SOIC (14)	8.65 mm × 3.91 mm			
TL06xxJ	CDIP (14)	19.56 mm × 6.92 mm			
TL06xxN	PDIP (14)	19.30 mm × 6.35 mm			
TL06xxNS	SO (14)	10.30 mm × 5.30 mm			
TL06xxPW	TSSOP (14)	5.00 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Schematic Symbol








Table of Contents

1 F	eatures 1		8.2 Functional Block Diagram	14
2 <i>A</i>	Applications 1		8.3 Feature Description	14
3 E	Description 1		8.4 Device Functional Modes	15
	Revision History 2)	Applications and Implementation	16
	Pin Configuration and Functions3		9.1 Application Information	16
	Specifications4		9.2 Typical Applications	16
	6.1 Absolute Maximum Ratings		9.3 System Examples	17
		0	Power Supply Recommendations	19
		1	Layout	20
	5.4 Thermal Information - 8 Pins		11.1 Layout Guidelines	20
-	5.5 Thermal Information - 14 Pins		11.2 Layout Examples	20
-		2	Device and Documentation Support	21
	6.7 Electrical Characteristics for TL06xC and TL06xxC . 6		12.1 Documentation Support	21
6	6.8 Electrical Characteristics for TL06xxC and TL06xl 7		12.2 Related Links	21
6	6.9 Electrical Characteristics for TL06xM and TL064M 7		12.3 Community Resources	21
6	5.10 Operating Characteristics 8		12.4 Trademarks	21
6	5.11 Typical Characteristics9		12.5 Electrostatic Discharge Caution	21
7 F	Parameter Measurement Information 13		12.6 Glossary	21
			Mechanical, Packaging, and Orderable	0.4
8	3.1 Overview 14		Information	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Ch	nanges from Revision K (January 2014) to Revision L	Page
•	Added Applications	1
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
Cŀ	nanges from Revision J (September 2004) to Revision K	Page
•	Updated document to new TI data sheet format - no specification changes.	1

Deleted Ordering Information table. 1
Updated Features with Military Disclaimer. 1




5 Pin Configuration and Functions


TL061x D, P, and PS Package 8-Pin SOIC, PDIP, and SO Top View





TL062x D, JG, P, PS, and PW Package 8-Pin SOIC, CDIP, PDIP, SO, and TSSOP Top View



TL064x D, J, N, NS, PW, and W Package 14-Pin SOIC, CDIP, PDIP, SO, TSSOP and CFP Top View







TL064 FK Package

Pin Functions

		PII	N				
	TL061	TL	.062	TL0	64	TYPE	DESCRIPTION
NAME	D, P, PS	D, JG, P, PS, PW	FK	D, J, N, NS, PW, W	FK	_ · · · · _	DESCRIPTION
1IN-	_	2	5	2	3	ı	Negative input
1IN+	_	3	7	3	4	ı	Positive input
1OUT	_	1	2	1	2	0	Output
2IN-	_	6	15	6	9	I	Negative input
2IN+	_	5	12	5	8	I	Positive input
2OUT	_	7	17	7	10	0	Output
3IN-	_	_	_	9	13	1	Negative input
3IN+	_	_	-	10	14	I	Positive input
3OUT	_	_	_	8	12	0	Output
4IN-	_	_	_	13	19	I	Negative input
4IN+	_	_	_	12	18	I	Positive input
4OUT	_	_	_	14	20	0	Output
IN-	2	_	_	_	_	I	Negative input



Pin Functions (continued)

PI			N					
	TL061 TL062		TL0	TL064		DESCRIPTION		
NAME	D, P, PS	D, JG, P, PS, PW	FK	D, J, N, NS, PW, W	FK	TYPE	DESCINII FICH	
IN+	3	_	_	_	_	I	Positive input	
			1		1			
			3		ı			
			4		-			
			6		5			
	8			8		7		
NC			9				Do not connect	
INC		_	11	11	11		Do not connect	
			13 14 15		11			
		14						
			16		13			
			18		17			
			19		17			
OFFSET N1	1	_		_		_	Input offset adjustment	
OFFSET N2	5	_		_		_	Input offset adjustment	
OUT	6	_	_	_	_	0	Output	
V _{CC} -	4	4	10	11	16	_	Power supply	
V _{CC+}	7	8	20	4	6	_	Power supply	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC+}	Superhandle and (2)			18	
V _{CC} -	Supply voltage ⁽²⁾			-18	V
V_{ID}	Differential input voltage (3)			±30	V
VI	Input voltage ⁽²⁾⁽⁴⁾			±15	V
	Duration of output short circuit (5)		Unlin	nited	
TJ	Operating virtual junction temperature			150	°C
	Case temperature for 60 seconds	FK package		260	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, U, or W package		300	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, N, NS, P, PS, or PW package		260	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

⁽³⁾ Differential voltages are at IN+, with respect to IN-.

⁽⁴⁾ The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

⁽⁵⁾ The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.



6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC+}	Supply voltage		5	15	V
V _{CC} -	Supply voltage		- 5	-15	V
V _{CM}	Common-mode voltage)	V _{CC} - + 4	V _{CC+} – 4	V
V CM		TL06xM	– 55	125	
_	Ambient temperature	TL06xQ	-40	125	°C
T _A	Ambient temperature	TL06xl	-40	85	
		TL06xC	0	70	

6.4 Thermal Information - 8 Pins

		TL06xx							
THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	PS (SO)	PW (TSSOP)	JG (CDIP)	UNIT			
	8 PINS	8 PINS	8 PINS	8 PINS	8 PINS				
$R_{\theta J}$ Junction-to-ambient thermal resistance $^{(2)}$ (3)	97	85	95	149		°C/W			
$egin{array}{ll} R_{ ext{BJ}} & \text{Junction-to-case (top) thermal} \\ C(to & \text{resistance}^{(4)(5)} \\ p) & \end{array}$	_		_	_	14.5	°C/W			

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- (2) Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} T_A)/R_{\theta JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JC}$, and T_C . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} T_C) / R_{\theta JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with MIL-STD-883.

6.5 Thermal Information - 14 Pins

					TL06xx				
THERMAL METRIC ⁽¹⁾		D (SOIC)	N (PDIP)	NS (SO)	PS (SO)	PW (TSSOP)	J (CDIP)	W (CFP)	UNIT
		14 PINS	14 PINS	14 PINS	8 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta J} \\$	Junction-to-ambient thermal resistance (2)(3)	86	80	76	95	113	_	_	°C/W
R _θ J C(to	Junction-to-case (top) thermal resistance (2) (3)	_	_	_	_	_	15.05	14.65	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
- (2) Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JC}$, and T_C . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} T_C) / R_{\theta JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (3) The package thermal impedance is calculated in accordance with MIL-STD-883.



6.6 Thermal Information - 20 Pins

		TL06xx	
	THERMAL METRIC ⁽¹⁾	FK (LCCC)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)(3)	_	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (4)(5)	5.61	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- $\label{eq:maximum power dissipation} \text{Maximum power dissipation is a function of } T_{J(max)}, \, R_{\theta JA}, \, \text{and } T_A. \, \text{The maximum allowable power dissipation at any allowable ambient}$ temperature is $P_D = (T_{J(max)} - T_A)/R_{\theta JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.
- Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JC}$, and T_C . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = \left(T_{J(max)} T_C\right) / R_{\theta JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- The package thermal impedance is calculated in accordance with MIL-STD-883.

6.7 Electrical Characteristics for TL06xC and TL06xxC

 $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	TL061C,	TL062C, TL	_064C		AC, TL062/ L064AC	AC,	UNIT
					TYP	MAX	MIN	TYP	MAX	
V _{IO}	Input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	T _A = 25°C		3	15		3	6	mV
VIO	input onset voltage	$V_0 = 0, K_S = 50 \Omega$	T _A = Full range			20			7.5	IIIV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega,$	T _A = Full range		10			10		μV/°C
	Input offeet ourrent	V _O = 0	T _A = 25°C		5	200		5	100	pA
I _{IO}	Input offset current	V _O = 0	T _A = Full range			5			3	nA
	Input bias current ⁽²⁾	V _O = 0	T _A = 25°C		30	400		30	MAX 6 7.5	pA
I _{IB}	input bias current	V _O = 0	T _A = Full range			10			7	nA
V _{ICR}	Common-mode input voltage range	T _A = 25°C	T _A = 25°C		-12 to 15		±11	-12 to 15		V
.,	Maximum peak output	$R_L = 10 \text{ k}\Omega, T_A = 2$	5°C	±10	±13.5		±10	±13.5		.,
V_{OM}	voltage swing	$R_L \ge 10 \text{ k}\Omega, T_A = F$	$R_{L} \ge 10 \text{ k}\Omega$, $T_{A} = \text{Full range}$				±10			V
^	Large-signal differential	$V_0 = \pm 10 \text{ V},$	T _A = 25°C	3	6		4	6		\//\/
A_{VD}	voltage amplification	R _L ≥ 2 kΩ	T _A = Full range	3			4			V/mV
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, T_A = 2$	5°C		1			1		MHz
r _i	Input resistance	T _A = 25°C			10 ¹²			10 ¹²		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $V_{O} = 0, R_{S} = 50 \Omega,$	T _A = 25°C	70	86		80	86		dB
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})		$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V},$ $V_{O} = 0, R_S = 50 \Omega, T_A = 25 ^{\circ}\text{C}$		95		80	95		dB
P _D	Total power dissipation (each amplifier)	V _O = 0, No load, T	_A = 25°C		6	7.5		6	7.5	mW
I _{cc}	Supply current (each amplifier)	V _O = 0, No load, T	_A = 25°C		200	250		200	250	μA
V _{O1} /V _{O2}	Crosstalk attenuation	$A_{VD} = 100, T_A = 25$	5°C		120			120		dB

All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for T_A is 0°C to 70°C for TL06xC, TL06xAC, and TL06xBC and -40°C to 85°C for TL06xI.

Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.



6.8 Electrical Characteristics for TL06xxC and TL06xI

 $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST COI	NDITIONS ⁽¹⁾		BC, TL062I FL064BC	вс,	TL061I,	TL062I, TL	0641	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO}	Input offset voltage	$V_{\Omega} = 0, R_{S} = 50 \Omega$	T _A = 25°C		2	3		3	6	mV
VIO	input onset voltage	V ₀ = 0, N _S = 30 Ω	T _A = Full range			5			9	IIIV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{O} = 0$, $R_{S} = 50 \Omega$,	T _A = Full range		10			10		μV/°C
I	Input offset current	V _O = 0	T _A = 25°C		5	100		5	100	pA
I _{IO}	input onset current	v ₀ = 0	T _A = Full range			3			10	nA
I _{IB}	Input bias current(2)	V _O = 0	T _A = 25°C		30	200		30	200	pA
ЧВ	input bias current	V ₀ = 0	T _A = Full range			7			20	nA
V _{ICR}	Common-mode input voltage range	T _A = 25°C		±11	–12 to 15		±11	–12 to 15		V
	Maximum peak output	$R_L = 10 \text{ k}\Omega$, $T_A = 2$	5°C	±10	±13.5		±10	±13.5		
V_{OM}	voltage swing	$R_L \ge 10 \text{ k}\Omega, T_A = F$	ull range	±10			±10			V
^	Large-signal differential	V _O = ±10 V,	T _A = 25°C	4	6		4	6		V/mV
A_{VD}	voltage amplification	$R_L \ge 2 k\Omega$	T _A = Full range	4			4			V/IIIV
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, T_A = 2$	5°C		1			1		MHz
r _i	Input resistance	T _A = 25°C			10 ¹²			10 ¹²		Ω
CMRR	Common-mode rejection ratio	$\begin{aligned} V_{IC} &= V_{ICR} min, \\ V_{O} &= 0, \ R_{S} = 50 \ \Omega, \end{aligned}$	T _A = 25°C	80	86		80	86		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}_{O} = 0, R_{S} = 50 \Omega,$		80	95		80	95		dB
P _D	Total power dissipation (each amplifier)	V _O = 0, No load, T _A		6	7.5		6	7.5	mW	
I _{CC}	Supply current (each amplifier)	$V_O = 0$, No load, T_A		200	250		200	250	μΑ	
V _{O1} /V _{O2}	Crosstalk attenuation	$A_{VD} = 100, T_A = 25$		120			120		dB	

⁽¹⁾ All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for T_A is 0°C to 70°C for TL06xC, TL06xAC, and TL06xBC and -40°C to 85°C for TL06xI.

6.9 Electrical Characteristics for TL06xM and TL064M

 $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS ⁽¹⁾	TL06	1M, TL062I	М	1	L064M		UNIT
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
			T _A = 25°C		3	6		3	9	
V _{IO}	Input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	T _A = -55°C to 125°C			9			15	mV
α_{VIO}	Temperature coefficient of input offset voltage	$V_O = 0$, $R_S = 50 \Omega$, $T_A = -55^{\circ}C$ to 125°C	0		10			10		μV/°C
			T _A = 25°C		5	100		5	100	pA
I _{IO}	Input offset current	V _O = 0	T _A = -55°C			20 ⁽²⁾			20 ⁽²⁾	nA
			T _A = 125°C			20			20	nA.
			T _A = 25°C		30	200		30	200	pA
I _{IB}	Input bias current(3)	V _O = 0	T _A = -55°C			50 ⁽²⁾			50 ⁽²⁾	π Λ
			T _A = 125°C			50			50	nA
V _{ICR}	Common-mode input voltage range	T _A = 25°C		±11	-12 to 15		±11	-12 to 15		V

⁽¹⁾ All characteristics are measured under open-loop conditions, with zero common-mode voltage, unless otherwise specified.

⁽²⁾ Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

⁽²⁾ This parameter is not production tested.

⁽³⁾ Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.



Electrical Characteristics for TL06xM and TL064M (continued)

 $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

001	DADAMETED	TEST COL	NDITIONS ⁽¹⁾	TL00	61M, TL062	М		TL064M		LINUT
	PARAMETER	TEST CON	NOTITIONS."	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	Maximum peak output	$R_L = 10 \text{ k}\Omega, T_A = 20$	5°C	±10	±13.5		±10	±13.5		V
V _{OM}	voltage swing	$R_L \ge 10 \text{ k}\Omega, T_A = -3$	55°C to 125°C	±10			±10			V
	Large signal differential	V _O = ±10 V,	T _A = 25°C	4	6		4	6		
A _{VD}	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega$	$T_A = -55$ °C to 125°C	4			4			V/mV
B ₁	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, T_A = 2$	5°C							MHz
r _i	Input resistance	T _A = 25°C			10 ¹²			10 ¹²		Ω
CMRR	Common-mode rejection ratio	$\begin{aligned} &V_{IC} = V_{ICR}min, \\ &V_O = 0, \ R_S = 50 \ \Omega, \end{aligned}$	T _A = 25°C	80	86		80	86		dB
k _{SVR}	Supply-voltage rejection ratio ($\Delta V_{CCz}/\Delta V_{IO}$)	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$ $V_{O} = 0, R_{S} = 50 \Omega,$		80	95		80	95		dB
P _D	Total power dissipation (each amplifier)	$V_O = 0$, No load, T_A	_A = 25°C		6	7.5		6	7.5	mW
I _{cc}	Supply current (each amplifier)	$V_O = 0$, No load, T_A	λ = 25°C		200	250		200	250	μА
V _{O1} /V _{O2}	Crosstalk attenuation	A _{VD} = 100, T _A = 25	°C		120			120		dB

6.10 Operating Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain ⁽¹⁾	$\begin{aligned} V_I &= 10 \text{ V}, \\ R_L &= 10 \text{ k}\Omega, \end{aligned}$	$C_L = 100 \text{ pF},$ see Figure 16	1.5	3.5		V/µs
t _r	Rise-time	V _I = 20 V,	$C_1 = 100 \text{ pF},$		0.2		μs
	Overshoot factor	$R_L = 10 \text{ k}\Omega$	see Figure 16		10%		
V _n	Equivalent input noise voltage	R _S = 20 Ω	f = 1 kHz		42		nV/√ Hz

⁽¹⁾ Slew rate at -55° C to 125° C is 0.7 V/ μ s min.




6.11 Typical Characteristics

Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.


Table 1. Table of Graphs

	FIGURE
Maximum peak output voltage versus Supply voltage	Figure 1
Maximum peak output voltage versus Free-air temperature	Figure 2
Maximum peak output voltage versus Load resistance	Figure 3
Maximum peak output voltage versus Frequency	Figure 4
Differential voltage amplification versus Free-air temperature	Figure 5
Large-signal differential voltage amplification versus Frequency	Figure 6
Phase shift versus Frequency	Figure 6
Supply current versus Supply voltage	Figure 7
Supply current versus Free-air temperature	Figure 8
Total power dissipation versus Free-air temperature	Figure 9
Common-mode rejection ratio versus Free-air temperature	Figure 10
Normalized unity-gain bandwidth versus Free-air temperature	Figure 11
Normalized slew rate versus Free-air temperature	Figure 11
Normalized phase shift versus Free-air temperature	Figure 11
Input bias current versus Free-air temperature	Figure 12
Voltage-follower large-signal pulse response versus Time	Figure 13
Output voltage versus Elapsed time	Figure 14
Equivalent input noise voltage versus Frequency	Figure 15
















7 Parameter Measurement Information




Figure 16. Unity-Gain Amplifier




Figure 17. Gain-of-10 Inverting Amplifier




Figure 18. Input Offset-Voltage Null Circuit




8 Detailed Description

8.1 Overview

The JFET-input operational amplifiers of the TL06x series are designed as low-power versions of the TL08x series amplifiers. They feature high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents. The TL06x series features the same terminal assignments as the TL07x and TL08x series. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in an integrated circuit.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from −40°C to 85°C, and the M-suffix devices are characterized for operation over the full military temperature range of −55°C to 125°C.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage and converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of this device is 86 dB.

8.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 3.5-V/µs slew rate.





8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TL06x series of operational amplifiers can be used in countless applications. The few applications in this section show principles used in all applications of these parts.

9.2 Typical Applications

9.2.1 Inverting Amplifier Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 19. Schematic for Inverting Amplifier Application

9.2.1.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application will scale a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

9.2.1.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier:

$$A_{v} = \frac{VOUT}{VIN} \tag{1}$$

$$A_v = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the kilohm range is desirable because the amplifier circuit will use currents in the milliamp range. This ensures the part will not draw too much current. This example will choose 10 k Ω for RI which means 36 k Ω will be used for RF. This was determined by Equation 3.

$$A_v = -\frac{RF}{RI} \tag{3}$$



Typical Applications (continued)

9.2.1.3 Application Curve




Figure 20. Input and Output Voltages of the Inverting Amplifier

9.3 System Examples

9.3.1 General Applications




Figure 21. Instrumentation Amplifier




Figure 22. 0.5-Hz Square-Wave Oscillator




Figure 23. High-Q Notch Filter




Figure 24. Audio-Distribution Amplifier



System Examples (continued)




Figure 25. Low-Level Light Detector Preamplifier

Figure 26. AC Amplifier





Figure 27. Microphone Preamplifier With Tone Control

Figure 28. Instrumentation Amplifier



System Examples (continued)

IC PREAMPLIFIER RESPONSE CHARACTERISTICS






Figure 29. IC Preamplifier

10 Power Supply Recommendations

CAUTION

Supply voltages larger than 36 V for a single supply, or outside the range of ± 18 V for a dual supply can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout*.



11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to
 Circuit Board Layout Techniques, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
 input minimizes parasitic capacitance, as shown in Layout Examples.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Examples




Figure 30. Operational Amplifier Schematic for Noninverting Configuration




Figure 31. Operational Amplifier Board Layout for Noninverting Configuration



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following: Circuit Board Layout Techniques, SLOA089

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & PARTS PRODUCT FOLDER **SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY TL061 Click here Click here Click here Click here Click here TL061A Click here Click here Click here Click here Click here TL061B Click here Click here Click here Click here Click here TL062 Click here Click here Click here Click here Click here TL062A Click here Click here Click here Click here Click here TL062B Click here Click here Click here Click here Click here TL064 Click here TL064A Click here Click here Click here TL064B Click here Click here Click here Click here Click here

Table 2. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
81023022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81023022A TL062MFKB	Samples
8102302PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102302PA TL062M	Samples
81023032A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81023032A TL064MFKB	Samples
8102303CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102303CA TL064MJB	Samples
8102303DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102303DA TL064MWB	Samples
TL061ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	061AC	Samples
TL061ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	061AC	Samples
TL061ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	061AC	Samples
TL061ACP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL061ACP	Samples
TL061BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL061BCP	Samples
TL061BCPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL061BCP	Samples
TL061CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL061C	Samples
TL061CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL061C	Samples
TL061CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL061CP	Samples
TL061CPSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T061	Samples
TL061ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	Samples
TL061IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	Samples





24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL061IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	Samples
TL061IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL061IP	Samples
TL061IPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL061IP	Samples
TL062ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL062ACP	Samples
TL062ACPSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062A	Samples
TL062ACPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062A	Samples
TL062BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062BC	Samples
TL062BCDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062BC	Samples
TL062BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	062BC	Samples
TL062BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL062BCP	Samples
TL062BCPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL062BCP	Samples
TL062CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples





24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL062CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL062CP	Samples
TL062CPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL062CP	Samples
TL062CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	Samples
TL062IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	Samples
TL062IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	Samples
TL062IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	Samples
TL062IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL062IP	Samples
TL062IPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL062IP	Samples
TL062IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z062	Samples
TL062IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z062	Samples



24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL062MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81023022A TL062MFKB	Samples
TL062MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	TL062MJG	Samples
TL062MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102302PA TL062M	Samples
TL064ACD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064AC	Samples
TL064ACDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064AC	Samples
TL064ACDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064AC	Samples
TL064ACN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL064ACN	Samples
TL064BCD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	Samples
TL064BCDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	Samples
TL064BCDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	Samples
TL064BCN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL064BCN	Samples
TL064BCNE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL064BCN	Samples
TL064CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	Samples
TL064CDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	Samples
TL064CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	Samples
TL064CDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	Samples
TL064CN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL064CN	Samples
TL064CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064	Samples





24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TL064CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	Sample
TL064CPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	Sample
TL064CPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	Sample
TL064CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	Sample
TL064ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Sample
TL064IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Sample
TL064IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	TL064I	Sampl
TL064IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Sampl
TL064IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL064IN	Sampl
TL064INE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL064IN	Sampl
TL064INS	ACTIVE	so	NS	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Sampl
TL064INSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Sampl
TL064IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z064	Sampl
TL064MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81023032A TL064MFKB	Sampl
TL064MJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	TL064MJ	Sampl
TL064MJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102303CA TL064MJB	Sampl
TL064MWB	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102303DA TL064MWB	Sampl

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

PACKAGE OPTION ADDENDUM



24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL062, TL062M, TL064, TL064M:

Catalog: TL062, TL064

Military: TL062M, TL064M

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product





24-Aug-2018

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL061ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL061IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062ACPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL062BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL062CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL062CPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL062IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL064ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL064BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL064IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064IDRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064INSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TL064IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL061ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TL061CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL061CDR	SOIC	D	8	2500	367.0	367.0	35.0
TL061CPSR	SO	PS	8	2000	367.0	367.0	38.0
TL061IDR	SOIC	D	8	2500	367.0	367.0	35.0
TL061IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL062ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TL062ACPSR	SO	PS	8	2000	367.0	367.0	38.0
TL062BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL062CDR	SOIC	D	8	2500	367.0	367.0	35.0
TL062CDR	SOIC	D	8	2500	340.5	338.1	20.6



PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL062CPSR	SO	PS	8	2000	367.0	367.0	38.0
TL062CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL062CPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
TL062IDR	SOIC	D	8	2500	367.0	367.0	35.0
TL062IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL062IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL064ACDR	SOIC	D	14	2500	367.0	367.0	38.0
TL064BCDR	SOIC	D	14	2500	367.0	367.0	38.0
TL064CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TL064IDR	SOIC	D	14	2500	367.0	367.0	38.0
TL064IDRG4	SOIC	D	14	2500	367.0	367.0	38.0
TL064INSR	SO	NS	14	2000	367.0	367.0	38.0
TL064IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.