# Design Report of 16 Taps Programmable FIR Filter

KANG Jian ID:20440622

### 1 Design Methodology of Programmable 16 taps FIR Filter

There are some essential requirements in the document as below:

- 1) The number of taps can be controlled by users.
- 2) Both coefficient and data are fixed point 8-bits 2's complement numbers.
- 3) Two output signal to indicate overflow and direction.
- 4) The chip interface with outside using handshake signal.
- 5) Just four MAC units can be used in the design.

According these requirements, The filter can be divided into four parts which are control module, Multiply and Accumulate module(MAC), Configuration module and Top module. MAC is arithmetic part which multiplies the coefficient and data and accumulate them together. Configuration module is responsible to the initial coefficients and taps number. When the port *configuration* is pulled up. This module could also modify the value of coefficients and taps number. Control module is responsible for detect the input signal and decide the working state. It give enable signals to others modules to make them work as order. Top module instantiates other modules and creates input and output ports. Figure 1 shows the whole structure of this design. In 1.1 and 1.2, MAC unit and Controlling module will be introduced. And other modules will also be introduce in 1.3. The ?? will introduce the test-bench and simulation. ?? is about constrain and synthesis. ?? is the summary and places that can be improved.

#### 1.1 MAC Design

The maximum taps is 16 and we could only use 4 MAC units. So each unit needs to do 4 times multiplication and accumulation. This core of this unit is a counter. and there's also a combinational logic in this design which is responsible for data expand, multiplication and accumulation. When *enable* of this module is pulled up. The counter will work. it provides one coefficient and one data to the combinational logic each time and receives the accumulation value from combinational logic. when the counter is 4, MAC will export the final result and pulls up done signal to indicate that it has completed its work. The handshake mechanism is used in this module. At the same time, MAC can be disabled according the taps number to save power. Figure 2 shows the structure of this module.




Figure 1: Structure of Programmable FIR Filter

#### 1.2 Controlling Module Design

MAC unit is arithmetic part and controlling module is control part as its name. Actually it is a classical Finial State Mechine. there are eight states being defined. When the enable and configuration are both pulled down. This system is in IDLE state. all modules controlled by it are disabled. When enable are pulled up. The state is changed to LOAD and load\_enable signal will be pulled up. Then the state is changed to CALCU and controlling module will pull up MAC\_enable signal according the taps number to save power. The controlling module will wait for mac\_done signal. After mac\_done signal is pulled up. The state is changed to EXPAND. expand\_enable will be pulled up. Then the state is changed to ADD. add\_enable is pulled up. Then state becomes JUDGE. JUDGE is pulled up. Then the state becomes DONE. done is pulled up. If configuration is always low. the state will never change to CONFIG. But once configuration is pulled up. The state will change to configuration at one. In this state, input data is used to configure coefficient and taps number. After configuration, just pull down configuration and state will be changed to IDLE and wait for enable to processing data again. The state transfer can be shown like Figure 3

Each state control a module to work or not. In IDLE state, no module works. In LOAD state, load module works to load data. In CALCU state, MAC work to calculation multiplication and accumulation result. In EXPAND state, the 10 bits result like xxx.xxxxxxx is expanded to 12 bits like xxx.xxxxxxxx to avoid overflow. In ADD state, the expanded result from all four MACs will be added together. In JUDGE state, the 12 bits result will be catted to 8 bits like x.xxxxxxxxx again. If the result is large than 1. The output will be 0.1111111 and the overflow flag will be 01. If the result is smaller than -1, the output will be 1.0000000 and overflow flag will be 10. The MAC is introduced before. How about loading, judging and configuration? 1.3 introduce the details about that.




Figure 2: Multiplication and Accumulation Module

#### 1.3 Other Module Design

The system store coefficients and data in the registers. How to load the data into the registers. Because of features of the FIR filter. one data will be updated to the registers. So the structure of the register could be shown like Figure 4. It is like a simple FIFO. If the taps number is reduced, we just configure the coefficient as zero. So the left value will not influence the final result.

How to judge the overflow? The sum of 4 MACs is a 12 bit number like xxxxx.xxxxxxx, The first bit is sign bit. If the first bit 1, it means that this number is negative. If any other bits of integer part is 0, it means the result is less than -1 which means there exists negative overflow. If the first bit is 0, it means the result is positive. If any other bis of integer part is 1, it means the result is larger than 1. There exists positive overflow. It is not so difficult. But it needs the inner result has 12 bits.

The project requires the filter is programmable. The design draft mentioned that IIC interface. But the configuration speed is slow and the operation is difficult. So, final design reuses the data input interface to configure the taps number and coefficients. In the configuration state, the data received from  $data\_in$  is not used for data. When the  $config\_data\_enable$  is high, the module get data from  $data\_in$  port and configure taps number, h1 to h15 as order. It is very easy to use and the speed is faster than IIC interface.

## 2 Time constrain and Post-Synthesis Simulation Result




Figure 3: FIR Controlling Module




Figure 4: Data Load