

Page 1 of 4

8-Output Any-Frequency CMOS Clock Generator

```
Overview
=======
Part:
                    Si5351C
Created By:
                    ClockBuilder Pro v2.37.0.1 [2019-09-26]
Timestamp:
                    2019-10-07 20:13:11 GMT+01:00
Design Rule Check
Errors:
- No errors
Warnings:

    No warnings

Design
Inputs:
    INO: Unused
    IN1: 50 MHz
Outputs:
   OUTO: 20 MHz
         Disabled LVCMOS 8 mA
         offset 0.000 s
   OUT1: 80 MHz
         Enabled LVCMOS 8 mA
         Offset 0.000 s
   OUT2: 49.152 MHz
         Enabled LVCMOS 8 mA
         Offset 0.000 s
   OUT3: 147.456 MHz
         [ OUT2*3 ]
         Disabled LVCMOS 8 mA
         offset 0.000 s
   OUT4: Unused
   OUT5: 50 MHz
         Enabled LVCMOS 8 mA
         Offset 0.000 s
   OUT6: 20 MHz
         Enabled LVCMOS 8 mA
         Offset 0.000 s
   OUT7: Unused
Frequency Plan
PLL_A:
   Enabled Features = None
        = 884.736 MHz
   FVCO
                    = 35.38944
   Input1:
      Source
                       = CLKIN
      Source Frequency = 50 \text{ MHz}
                       = 2 (2^1)
                       = 25 \text{ MHz}
      Fpfd
   Output0:
      Features
                     = None
      Disabled State = StopLow
                     = 1 (2^0)
      R
      Fout
                     = 20 \text{ MHz}
      Ν
                     = 44.2368
```



Page 2 of 4

```
Output1:
      Features
                     = None
      Disabled State = StopLow
                     = 1 (2 \wedge 0)
                      = 80 \text{ MHz}
      Fout
                      = 11.0592
      Ν
   Output2:
      Features
                      = None
      Disabled State = StopLow
              = 1 (2\0)
                     = 49.152 \text{ MHz}
      Fout
                      = 18
      Ν
   Output3:
                = None
      Features
      Disabled State = StopLow
                     = 1 (2\0)
= 147.456 MHz
      Fout
                      = 6
      N
   Output5:
      Features
                   = None
      Disabled State = StopLow
                      = 1 (2^0)
                      = 50 MHz
      Fout
                      = 17.69472
      Ν
PLL_B:
   Enabled Features = None
   Fvco
                    = 880 \text{ MHz}
                     = 35.2
   Input1:
      Source
                        = CLKIN
      Source Frequency = 50 \text{ MHz}
                = 2 (2^1)
                        = 25 \text{ MHz}
      Fpfd
   Output6:
      Features
                 = None
      Disabled State = StopLow
                      = 1 (2^{0})
                      = \overline{20} \text{ MHz}
      Fout
                      = 44
      Ν
```

Settings ======

Location	Setting Name	Decimal Value	Hex Value
0x0002[3] 0x0002[4] 0x0002[5] 0x0002[6] 0x0002[7] 0x0003[7:0] 0x0007[7:4] 0x000F[2] 0x000F[3] 0x000F[4] 0x000F[5] 0x000F[5] 0x000F[7:6] 0x0010[1:0] 0x0010[3:2] 0x0010[4] 0x0010[5]	XO_LOS_MASK CLK_LOS_MASK LOL_A_MASK LOL_B_MASK LOL_B_MASK SYS_INIT_MASK CLK_OEB I2C_ADDR_CTRL PLLA_SRC PLLB_SRC PLLB_INSELB CLKIN_DIV CLKO_IDRV CLKO_IDRV CLKO_INV MSO_SRC MSO_INT CLKO_PDN	1 0 0 0 0 0 0 9 0 1 1 1	0x1 0x0 0x0 0x0 0x0 0x09 0x0 0x1 0x1 0x0 0x0 0x1 0x3 0x3 0x3 0x0 0x0 0x0



Page 3 of 4

0x0013[6] 0x0014[1:0] 0x0014[1:0] 0x0014[3:2] 0x0014[4] 0x0014[5] 0x0014[6] 0x0015[1:0] 0x0015[3:2] 0x0015[4] 0x0015[6] 0x0015[7] 0x0016[1:0] 0x0016[3:2] 0x0016[4] 0x0016[6] 0x0017[1:0]	CLK1_INV MS1_SRC MS1_INT CLK1_PDN CLK2_IDRV CLK2_SRC CLK2_INV MS2_SRC MS2_INT CLK2_PDN CLK3_IDRV CLK3_SRC CLK3_INV MS3_SRC MS3_INT CLK4_IDRV CLK4_IDRV CLK4_SRC CLK4_INV MS4_SRC MS4_INT CLK4_PDN CLK4_PDN CLK5_IDRV CLK5_IDRV CLK5_INV MS5_SRC MS5_INT CLK6_INV MS6_SRC CLK6_INV MS6_SRC CLK6_INV MS6_SRC FBA_INT CLK6_PDN CLK6_IDRV CLK6_SRC CLK6_INV MS6_SRC FBA_INT CLK6_PDN CLK7_IDRV CLK7_SRC CLK7_INV MS6_SRC FBB_INT CLK7_PDN MSNA_P1 MSNA_P1 MSNA_P2 MSNA_P3 MSNB_P1 MSNA_P2 MSNB_P3 MSNB_P1 MSNB_P2 MSNB_P3 MSO_P1 MSNB_P2 MSNB_P3 MSO_P1 MSO_P2 MSO_P3 MSO_P1 MSO_P2 MSO_P3 MSO_P3 MSO_P1 MSO_P2 MSO_P3 MSO_P1 MSO_P3 MSO_P1 MSO_P2 MSO_P3 MSO_P1 MSO_P3 MSO_P1 MSO_P2	0 0 0 3 3 3 0 1 0 0 0 0 0 1 4017 2651 3125 33993 3 5 5150 194 625 903 361 625 1792 0 1 2566 0	0x3 0x0 0x0 0x0 0x0 0x0 0x3 0x3 0x3 0x0 0x0
0x003F[19:0]	MS2_P2	0	0x00000
0x003F[23:4]	MS2_P3	1	0x00001
0x0044[17:0]	MS3_P1	256	0x00100



Page 4 of 4

0x0095[14:0]	SSDN_P2	0	0x0000
0x0095[7]	SSC_EN	0	0x0
0x0097[14:0]	SSDN_P3	0	0x0000
0x0097[7]	SSC_MODE	0	0x0
0x0099[11:0]	SSDN_P1	0	0x000
0x009A[15:4]	SSUDP	0	0x000
0x00A2[21:0]	VCXO_PARAM	0	0x000000
0x00B7[7:6]	XTAL_CL	0	0x0
0x00BF[7:0]	SLAB_FIXREGSA0	3	0x03
0x00C0[7:0]	SLAB_FIXREGSD0	9	0x09
0x00CD[7]	SLAB_FIXREGS_EN	1	0x1

This datasheet addendum is provided as supplemental information to the Si5351C datasheet, located at www.silabs.com/timing. You can search for and download any datasheet addendum for ClockBuilder Pro generated custom part numbers. Go to http://www.silabs.com/custom-timing for more information.

Silicon Laboratories 400 West Cesar Chavez Austin, TX 78701 Phone (512) 416-8500 www.silabs.com