




TODO: - Discuss external reference clock connection method (two inputs, one for RF, one for digital)Does this part degrade the clock provided to it? (adds jitter, phase noise?)Can a clock output from this IC be used as the transceiver reference? - Would be nice to have only a single external clock input... EXT_CLK_OUT icyradio-main Joao Silva Sheet: 9/13 Clock generator Date: 16/11/22 17:24 Rev: 2







TODO: Review current requirementsCheck if the parts can supply the requested current If the Compute Module 4 is installed, the only possible power sources are USB or the external 9 to 20v adapter (which makes sense, since the data will be processed in the Compute Module 4, with no external connections required to offload FPGA data, only power) Digital Rail
Power Management & TCPC MCU MCP1804 3.3V @ 150mA VEXT 9 to 20V LT7182S 1.0V @ 6A Digital Rail FPGA Core, FPGA GTP VCC LT7182S 5.2V @ 6A Digital Rail Compute Module 4 PCI Express slot 12V @ 2.1A* ADP150/ADP7142 3.3V @ 150mA ADM7172 5.0V @ 2A Analog Rail TX RF Amplifiers, RX RF Bias Ts Analog Rail mmWave Synth VDDPDCP, VDDFB, VDDIN ADM7171 3.3V @ 1A ADM7171 3.3V @ 1A Analog Rail mmWave Synth VDDVCOx, VDDOUTx MIC23155 1.2V @ 2A Digital Rail FPGA GTP VTT Digital Rail FPGA Auxiliary, FPGA Bank 3 Digital Rail FPGA IO Banks 34/35, DDR3 VDDQ MIC23159 Digital Rail DDR3 VREF MIC5166 0.675V @ 10mA 0.675V @ 3A Digital Rail DDR3 VTT MIC23159 3.3V @ 2A Digital Rail FPGA IO Banks 0/13/14, Misc Digital Rail FPGA Banks 15/16, AD9361 Interface MIC23159 ADM7171 1.3V @ 1A Analog Rail AD9361 LOs and Synthesizers Analog Rail AD9361 Baseband, Core, TX bias Power Sequence icyradio-main Joao Silva Sheet: 13/13 Power tree Date: 16/11/22 17:24 Rev: 2