

Table of Contents	
2	Block Diagram
3	Notes - Warning, I2C, Build Options
4	Notes - Boot Config & PCB ID
5	Main PWR
6	PMIC
7	iMX6 Power
8	iMX6 Control, Pwr-On Rst, JTAG
9	DDR3 DRAM, Low-Voltage
10	NOR Flash, Boot Select
11	NAND Flash, SD-MMC, MLB, CAN, WDOG
12	USB
13	HDMI, SATA
14	Mini PCIE
15	Ethernet
16	LVDS Displays
17	Parallel Display, MIPI
18	I2C I/O Expanders
19	Steering logic
20	Debug UART, LED, Test Points
21	AVB
22	Card Edge Fingers
23	AVB Clock Distribution BD
24	Notes and Rev History
25	PMIC Information


MX6 Quad Plus SABRE AI CPU3 Card with AVB

**Qualcomm (Atheros)
Ethernet PHY Card - RGMII**

**Schematic SCH-27953
Part No. IMXAI2ETH-ATH**

**Broadcom
Ethernet PHY Card - RGMII**

**Schematic SCH-27954
Part No. IMXAI2ETH-BRC**



MX6 Quad CPU2 Card


**Schematic SCH-27925
Part No. MCIMX6QAICPU2**

MX6 DualLite CPU2 Card

**Schematic SCH-28605
Part No. MCIMX6DLAICPU2**

MX6 QuadPlus CPU3 Card

**Schematic SCH-28615
Part No. MCIMX6QPAICPU3**




Automotive Base Board

**Schematic SCH-26662
Part No. MCIMXABASEV1**

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass production design. For an added resource, refer to Hardware Development Guide document number IMX6DQ6SDLHDG.

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. Freescale suggests consulting component suppliers for equivalent automotive-grade device information.

Block Diagram



I2C2 - 50 kbps Max Bus Speed
I2C2_SDA = KEY_ROW3
I2C2_SCL = EIM_EB2

Peripheral	Location	Speed (kbps)	8-Bit Write Addresses	Default Write Address
PMIC	CPU Card	400	0x10 to 0x1E	0x10
I2C Module	Base Board	50	0x20	0x20
Terrestrial Radio AM-FM	Base Board	400	0xC0, 0xC2, 0xC4, 0xC6	0xC6
ESAI Audio CODEC	Base Board	100	0x90, 0x92, 0x94, 0x96	0x90
LVDS0 Capacitive Touch	CPU Card	100	0x82	0x82
HDMI EDID	CPU Card option	100	0xA0	Option not installed
MIP1 ADI Video Card	CPU Card	400	0x40, 0x42	0x42
Ethernet Card ID "ROM" *	Daughter Card	400	16 combinations	0xD0
CS2000 (Cirrus Device)	CPU Card	100	0x9C, 0x9E	0x9C

I2C3 - 400 kbps Max Bus Speed
I2C3_SDA = EIM_D18
I2C3_SCL = GPIO_3

Peripheral	Location	Speed (kbps)	8-Bit Write Addresses	Default Write Address
MOST (MLB)	Base Board	400	0x40	0x40
Port Expander A	CPU Card	400	56 combinations	0x60
Port Expander B	CPU Card	400	56 combinations	0x64
Port Expander C	CPU Card	400	56 combinations	0x68
Analog In via Video ADC	Base Board	400	0x40, 0x42	0x42
Ambient Light Sensor	Base Board	400	0x88	0x88
Compass	Base Board	400	0x1C	0x1C
Accelerometer	Base Board	400	0x3A, 0x38	0x38
RGB LCD Resistive Touch	CPU Card option	3400	0x90	Option not installed

* Ethernet Daughter Card Identification

0000 = Atheros (Qualcomm) PHY - RGMII
0001 = Broadcom PHY - RGMII
0010 = Broadcom PHY - MII (not compatible with MX6 CPU2 or CPU3)
0011 = reserved
0100 = SMSC PHY - RMII (not compatible with MX6 CPU2 or CPU3)

--- WARNING---

This CPU Card must be plugged into the Base Board and cannot be run standalone under heavy conditions such as simultaneous requirements of:

- Intense graphics
- ARM heavy load
- Heavy DRAM activity
- OTG = host supplying 500 mA
- 2 displays active
- Broadcom Switch Daughter Card plugged into J21

Standalone CPU3 operation is restricted to functional testing and light-to-medium running.

The reason is that the 5 V brick commonly used (25 W) and 5-V jack J8 are rated up to 5A.



Boot Config	NAND Flash 64Gb	NAND Flash 16Gb	Parallel NOR Flash	SD on CPU Card	MMC on CPU Card	SATA HDD	Serial NOR Flash
S2-1	*	*	0	*	*	0	1
S2-2	0	0	0	0	1	1	1
S2-3	X	X	0	1	1	0	0
S2-4	1	1	0	0	0	0	0
S1-1	0	0	X	*	*	*	X
S1-2	0	0	X	1	*	*	X
S1-3	0	0	X	X	*	*	X
S1-4	1	1	X	0	0	*	X
S1-5	0	0	X	1	1	*	X
S1-6	X	X	1	*	*	X	X
S1-7	X	X	0	*	*	X	X
S1-8	0	0	X	*	X	X	X
S1-9	0	0	X	*	X	X	X
S1-10	0	0	0	*	*	X	X

Notes:

1 = High Level.
0 = Low Level.
X = Don't Care.
* = Switch needs to be configured for high or low depending on the application needs. Please check reference manual for boot configuration options.

Default boot configuration = SD on CPU Card



See switch interconnection on sheet 10.
See the two Boot Mode switches on sheet 8.

CPU Card Identification for Software

MX6 fuses OCOTP_GP1[15:8] = 0xB1
for SABRE-AI CPU3 rev A

Controlling document = Agile DOC-01878

SD Speed Selection

S1-10	S1-9	S2-1	Data Rate
0	0	0	SDR12
0	1	0	SDR25
1	0	0	SDR50
1	1	0	SDR104



ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: Notes - Boot Config & Board ID			
Size C	Document Number SCH-28615	PDF: SPF-28615	Rev A3
Date: Friday, February 26, 2016	Sheet 4 of 25		

When CPU Card is run standalone, all power is sourced from P5V0 (Q505 pad 5).


Main Power

5 Vdc +/-5%
Up to 5 A

IMPORTANT!
No fuse protection.
Use current-limited supply.

J2 Jumper Position:
Stand-alone CPU card operation = 1-2
CPU card plugged into Base Board = 2-3 (default)

WARNING
When CPU Card is plugged into Base Board, J2 must be in position 2-3 to avoid damage to Q505 drain-source diode and P5V0 overload under processor heavy-current draw conditions.




When CPU Card is plugged into Base Board 26662, part of the power is sourced from P5V0 and part is supplied by VBAT to avoid overloading the 5-V regulator on 26662.


Symbol Q502 & Q505:
Base on the datasheet, FDMS6681Z is a 8-pin package with an extra thermal pad on the bottom. Pin 5 in the symbol represents all the Drain pins including the thermal pad because they are connected together.

5 Vdc
OVERVOLTAGE
INDICATOR


This LED will illuminate when the DC adapter input voltage exceeds 5.6V



PMIC Power Feed 4.3 A Max Load




Peripheral Power Supply 2.4 A Max Load




P3V3_DELAYED voltage is actually 3.35 V nominal for compatibility with Base Board 26662. For customer production product, Freescale recommends R1 = 317k 1% for 3.3 V nominal.

Backup Supply for Real-Time Clock, etc.



5 V delay FET



ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: Main PWR			
Size C	Document Number SCH-28615	PDF: SPF-28615	Rev A3
Date: Friday, February 26, 2016	Sheet 5	of 25	

PMIC

1.825 V setpoint ensures compliance with VIN1 min voltage spec

Software controlled 1.2 or 1.5 V, Default = Off

LDO decouples are 4.7 uF for BOM consolidation.

1.375 V Hardware Default for Boot

SW2 = 1.375 V for boot-up at ~800 MHz. Recommend that software increase SW2 to 1.425 V for 1 GHz operation.

The seven 10 uF capacitors on the switchers' P3V3 voltage source augment the two 47 uF capacitors on sheet 5. Adopters could consider reducing the total P3V3 capacitance.

Schottky diode clipping for RUN/SS 12 V signal from CAN on Base Board.

RUN/SS from CAN goes high after 12 Vdc (VBAT) is applied to the system. The processor acknowledge must meet a CAN time constraint, otherwise RUN/SS goes low. Also, consult NXP application note AN00094 for information on the voltage-hold capacitor C760 (approximate value 2.2 to 4.7 uF).

J5 position
1-2 = Forced power on with default R502 and R795.
1-2 = CAN power control; remove R502, install R795.
2-3 = Non-CAN Control (default)

Effective pull-up resistance on PMIC_ON_REQ is approx 60 kohm due to the MX6 on-chip 100 kohm pull-up resistor.

Processor power-on reset event forces PMIC_STBY_REQ low (negated).


Peripheral Power Rails

Voltage (V)	Rail Name	Block	Power Source	Generated By	Max Current (A)
5	P5V0_DELAYED	RGB LCD	Main Power	Base Board or Jack (Note 2)	3 or 5
		LVDS LCD			
		HDMI			
	P5V0_OTG_VBUS	USB		Base Board	0.5
	P5V0_H1_VBUS	USB			0.8
3.3	P3V3_DELAYED	NAND Flash	VOUT1	LT3680	2.4
		SD Slot			
		NOR Flash			
		HDMI			
		LVDS LCD			
		Ethernet			
		UART			
		MIPI			
3.0	P3V0_VDD_USB	USB	VDDUSB_CAP	iMX	-
2.8	P2V8_VGEN6	MIPI	VGEN6	PMIC	0.2
2.5	P2V5_VGEN5	Note 1	VGEN5	PMIC	0.1
1.825	P1V825_SW4	MIPI	SW4	PMIC	1.0
1.8	P1V8_VGEN3	SD Slot	VGEN3	PMIC	0.1
1.5,1.8,2.5	P_ENET_VDDIO	ENET	ENET Card	Card Reg	0.15/0.5
1.5	P1V5_VGEN2	Mini PCIE	VGEN2	PMIC	0.25
1.35	P1V35_DDR_SW3	DDR	SW3A/B	PMIC	2.5
0.675	P0V675_REFDDR	DDR	VREFDDR	PMIC	0.01

Note 1 Powers AUDIO_REF_24MHZ level converter, PMIC power LED, & turns on P5V0_DELAYED FET
Note 2 Use of CPU Card SD port in full-speed SDXC mode simultaneous with ethernet in Gbit mode may exceed the 5V supply current rating sourced from the Base Board.


See sheet 25 for additional information.

PMIC Power-ON LED indicator




ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: PMIC			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 6 of 25		


MX6 Power



SDa (SD3) power source for MX6 I/O.
Required for SDXC UHS-1 I/O logic level change.



Voltage for the MX6 supplies fed by rail
P3V3_DELAYED_NVCC are provided through SH9.




ICAP Classification:		CP: _____	IUO: _____	PUBI: X
Drawing Title:				
MCIMX6QPAICPU3				
Page Title:				
IMX6 Power				
Size C	Document Number SCH-28615 PDF: SPF-28615			Rev A3
Date:	Friday, February 26, 2016		Sheet 7 of 25	


MX6 Control

JTAG Adapter Board Connector

Adapter with cable supplied with kit.
Pull resistors reduce input resistance and ESD suseptability.



Platform Clocks



HEATSINK

Freescale P/N: 901-76751

Manufacturer: CTS
CTS P/N: APF19-19-13CB/A01
Description:
HW ACCESSORY,
HEATSINK FORGED
W/ADHESIVE TAPE,
0.748"L X 0.748"W X 0.5"H


1. Designers should calculate the maximum current drawn from the P3V0_STBY rail for their application at hot temperature. For applications exceeding 400 uA, MX6 VDD_SNV5_IN can be directly powered by P3V0_VDDHIGH_SW2 or other 3 V source. The PF100 PMIC is limited to 400 uA. See the data sheets.



ICAP Classification:		CP: _____	IUO: _____	PUBI: X
Drawing Title:		MCIMX6QPAICPU3		
Page Title:		MX6 Control, POR-RST, JTAG		
Size C	Document Number	SCH-28615	PDF: SPF-28615	Rev A3
Date:	Friday, February 26, 2016	Sheet 8	of 25	

CPU Warm Reset

Reset sources (wired-OR):
Pushbutton SW1,
JTAG, and PMIC;
WDOG option.



Forces Reboot




When Tamper is used in an end product, instead of a connection to the standby voltage sourced from the vehicle battery, a dedicated coin cell could be employed for security.




BOOT_MODE[1:0] SETTINGS
00 = Fuses
01 = Serial downloader
10 = Internal (development)
11 = Reserved

S3 Pos 4 = SPI NOR Flash
Off = Write protected
On = Not write protected

Peripheral Reset

For peripherals on CPU Card only
Two sources: Pushbutton SW2 or I/O port expander A.





NOTE 1:

Using bit swapping for DATA bus to allow easy pcb routing.

When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration. Example D0 to D0 or D0 to D8, and D1-7 can be swapped.

When swapping byte lanes on 16-bit memories, remember to move the DQMx, DQSx, and DQSx_B signals for that byte lane.

This design utilizes a consumer device. Freescale suggests consulting the supplier for the equivalent automotive-grade device information.



ICAP Classification: CP: IUC: PUBI: X

Drawing Title: **MCIMX6QPAICPU3**

Page Title: **LV DDR3 DRAM 2 GByte Total (256M x 16-bit each)**



Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3
Date: Friday, February 26, 2016	Sheet 9 of 25	

Parallel & Serial NOR FLASH, BOOT Select



Boot Configuration Select

Switch mapping with the configuration options is described on the Notes page of the schematics.



Jumper Boot Selection


- 1 - 2 Do not boot from SPI NOR (default)
- 2 - 3 Boot from SPI NOR

If SPI NOR is not utilized, BOOT_COMPLETE can be used as a GPIO on either the CPU Card or Main board by installing the jumper 1 - 2 and wiring to jumper pin 3. The signal is also routed to a card edge finger.


To allow SPI NOR boot when plugged into Base Board 26662:
Base Board rev B (green): Remove R193 on Base Board
Base Board rev E (orange): No changes

ICAP Classification: CP: IUC: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: NOR FLASH, BOOT_SEL			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 10 of 25		


NAND FLASH, MLB, SD-MMC, CAN, WDOG



NAND Flash Socket (TSOP48)



Compatible 64 Gb NAND Flash: MT29F64G08AFAAAWP.
 Freescale suggests consulting supplier for
 automotive grade device information and/or
 lower density memory.
 NAND FLASH is not included with shipped boards.



```

--- WDOG1 ZERO-OHM OPTIONS TO BE INSTALLED BY USER ---


INFOTAINMENT
Install Ra, remove Rb, install Rc
System with audio; no parallel LCD bit 8

CLUSTER
Remove Ra, install Rb, remove Rc
System with parallel LCD, parallel NOR flash; no audio


SYSTEM POWER CYCLE
Install Rd, remove Re (default)

RESET PROCESSOR
Remove Rd, install Re

```



SD UHS-1 & MMC

SD Slot
Pin Order



WATCHDOG TIMING:
C780 is utilized as a blocking capacitor.

Experiment: Remove R840 and R841.
Wire R840 and R841 pad 2 to SH500 which is P3V15_BACKUP
U100 is for different WDOG experiment.

Freescale recommends utilizing a fixed-supply for CD and WP pull-up voltage. Pull-ups should be on the same supply rail as the associated i.MX inputs, in this case NVCC_NANDE and NVCC_SD2.


Note 1
Use of GPIO_16 as a ENET reference clock
source is not required with MX6QR2.
The 125 MHz reference is routed on-chip.

USB OTG and Host




ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: USB			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 12 of 25		

HDMI for demonstration and prototyping; not used in vehicle.
Connecting I2C to DDC conflicts with audio.



SATA 5 V supply source provided by connector on Base Board.




PCIe Connector

Facilitates both Mini and Half-Mini Form Factor

PCIe provided to support USB3.0.
See application note AN4784 for TX conformance test results.

Circuit board not tested for Reference Clock compliance.
See application note AN5158 for reference clock design.



Layout considerations

TX pairs are usually routed on top layer

Length/skew compensation (trace serpentine) are not required for this Bus

Please remove ref plane under edgefinger pads


Use wide pair-to-pair spacing
(At least 5H TX vs TX and RX vs RX
use at least 7H for RX vs RX)

If a mini PCIe extender is needed, adopters might consider M-Factors Storage JB-E0F0-8KNH or equivalent.



ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: Mini PCI Express			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 14 of 25		

Ethernet




NVCC_RGMII Power Control

Ensures that NVCC_RGMII does not float if ethernet daughter card is not installed.

P3V3 powers up before other supplies

Bulk capacitor included due to remote I/O supply on Daughter Card. Adapters with i.MX and PHY on same board do not need bulk capacitor.




P_ETH_VDDIO_PWR Chart per Daughter Card

Atheros PHY RGMII: 1.5 or 1.8 V (default = 1.5 V)
Broadcom PHY RGMII: 2.5 V
Broadcom Switch: 2.5 V
Broadcom PHY MII: 3.3 V <-- Not used with MX6 CPU2


SPI for Switch Card Only

Resistor termination on switch card.
SS0-B also has clipping diode on switch card.

Avoid MLB_INT_B(KEY_ROW1) contention: do not plug card into Base Board MLB connector during ENET Switch use.



Pin 4 ENET Ref Clk not needed for MX6 R2;
ref clk on chip.



Ethernet daughter
card identification

0000 = Atheros PHY - RGMII
0001 = Broadcom PHY - RGMII
0010 = Broadcom PHY - MII (Not used with MX6 CPU2)
0011 = Broadcom Switch - RGMII

Mating conn = Samtec QTH series

Compatible Ethernet Daughter Cards


27953 = Atheros PHY - RGMII
27954 = Broadcom PHY - RGMII
27955 = Broadcom Switch - RGMII

Connector pin assignment
per Agile DOC-01898.



ICAP Classification: CP: IUC: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: Ethernet			
Size C	Document Number SCH-28615	PDF: SPF-28615	Rev A3
Date: Monday, February 29, 2016	Sheet 15	of 25	

LVDS Displays



Display available through
Freescale does not
use TX3 data lane.

LVDS0

LVDS1
To Fingers


100-ohm
differential
pairs

NVCC_LVDS2P5 also powers on-chip DDR I/O predrivers, and must be powered whether LVDS is used or not.

Depending on the cable and display, the touch interrupt may be noisy. Designers should check their preferred display's interrupt with an oscilloscope.

The MCIMX-LVDS1 display with touch can be placed in Sleep through the I2C port. However, INT_B must be driven with a falling edge to wake up the display, which is not allowed due to U1514.

The MCIMX-LVDS1 is not an automotive-grade display. For an automotive system, most likely the display will be placed in sleep and awakened through the I2C port. Adopters should consider their preferred display's requirements.




Compatible Display:
Freescale part number
MCIMX-LVDS1

Adopters should delete R205 if touch signal fed directly to MX6 I/O with on-chip pull-up enabled due to voltage divider action with R112.


Ensures high-Z at boot-up to allow development boot configuration.

→ TOUCH_INT_B(EIM_EB0_GPIO2_GPIO[28]) Sh10


and resistors
iring audio
I conenctor
.




1.825 V accommodates feed to VIN1 on PMIC.
With the PF0100 tolerance of 3%, this equates
to +4.4% worst case against the 1.8 V ideal set point.



[100-ohm
differential
pairs]




Parallel Display Connector



**For Boundary Devices LCD
this is IRQ output for Touch
which is not the default.**

Could be used as Contrast with other LCDs.


Email: info@boundarydevices.com



I2C I/O Expanders


Port Expander A

7-bit Slave Addr(6:0): "0110000"




Port Expander B

7-bit Slave Addr(6:0): "0110010"



Port Expander C

7-bit Slave Addr(6:0): "0110100"



Optional local CAN PHY wake-up feeding the Base Board. Also see NXP Application Note AN00094 Section 15.3 "Application with slow-starting VCC supply."


30 V MOSFET. Adopters should consider 50 V upgrade.



ICAP Classification: CP: IVO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: I2C - I/O Expanders			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 18 of 25		


Steering Logic

SATELLITE AND TERRESTRIAL TUNER AUDIO DATA STEERING




Steering logic required due to accommodating a superset of peripherals. For a more robust implementation, Freescale recommends adopters eliminate steering logic especially on the fast signals, since a subset of peripherals will be used in an actual application.


UART2 SHARED BETWEEN GPS AND SATELLITE




NAND FLASH AND BT_WIFI DATA STEERING



EIM, UART3, and I2C STEERING



ETHERNET AND CAN DATA STEERING
SDa SLOT POWER DISCHARGE FOR RESET



R549 is for discharge current-limiting for SDXC support. Adopters might consider 0805 for operation at temperature extremes, if their available 0603 is not rated to 100 mW.



ICAP Classification: CP: ____ IUO: ____ PUBI: X


Drawing Title:

Page Title: **Steering logic**


Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3
-----------	---	-----------

Date:	Friday, February 26, 2016	Sheet	19	of	25
-------	---------------------------	-------	----	----	----


UART



```
Debug GPIO LED
Hi = on
Lo = off
```



Ground Test Points



ICAP Classification:		CP:	IJO:	PUBI: X
Drawing Title:				
MCIMX6QPAICPU3				
Page Title:				
Debug UART, LED, Test Points				
Size C	Document Number SCH-28615 PDF: SPF-28615			Rev A3
Date:	Friday, February 26, 2016		Sheet 20 of 25	

AVB


SPDT switches accommodate AVB or legacy (MLB) mode for development purposes. Freescale recommends adopters eliminate these switches and unused signals, since use of both AVB and legacy modes is unlikely in an actual application.

Sh11,12 USB_OTG_ID(ENET_RX_ER) >> TP41

1588 Event 2 Out

1. USB OTG cable must be disconnected to monitor TP41.
2. Install R585 on sheet 12 to terminate long OTG ID trace for better 1588 Event 2 signal quality.

Local Oscillator, CS2000 Clock Synthesizer, & MLE145170 Configured as Programmable Divider




ICAP Classification: CP: IUC: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: AVB			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Monday, February 29, 2016	Sheet 21 of 25		

CARD EDGE FINGERS


BOARD-TO-BOARD CONNECTION

Mating connector on Base Board



ICAP Classification: CP: IUC: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: Card Edge Fingers			
Size C	Document Number SCH-28615 PDF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 22 of 25		

AVB Clock Distribution Block Diagram



AVB/Legacy selector switches not shown for simplicity.



ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: AVB Clock Distribution Block Diagram			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 23 of 25		

A	Sheet 6 - Corrected U524 to U11.	12/09/ 14
A	Kept as rev A because Agile not signed off yet. File name appended with _Dec10. Sheets 1, 3 - Updated build option note; moved to sh 1. Sheet 6 - Updated U11 to F9 version. Changed net names to facilitate Verilog: SW1, SW2, SW3, SW4 to SW1_IND, etc.	12/10 /14
A1	Sheet 1 - Removed prototype build socket note. Sheet 2 - Fixed block diagram by deleting MLB150. Sheet 5 - Increased R505 to 93.1k to increase voltage to 3.2 V. Provides additional margin to allow for U500 and PMIC tolerances, and PMIC drop out per latest data sheet. Sheet 6 - Changed L3, L4, L6, L7 to automotive; these are all same part now. Added note on VGEN1 net due to possible PMIC change. Added power table and note on PMIC_STBY_REQ. Sheet 7 - Upper right note updated. Sheet 8 - Clarified SPI NOR note on S3. Sheet 10 - Modified SPI NOR flash note. Sheet 11 - Changed R838 to DNP to avoid reboot with OBDS. WDOG is now option; updated note. Sheet 25 - Added PMIC info sheet.	2/27 /15
A2	Throughout doc - Changed title blocks to NXP. Changed classification to "Public Information". Changed U1 placeholder Quad with QuadPlus. Sheet 1 - Removed "Preliminary", BCM Switch Card, and SX CPU Card. Sheet 12 - Removed VDDUSB_CAP clamp-diode note. Sheet 13 - Added backfeed note. Sheet 14 - Updated PCIe note at top of sheet. Sheet 16 - Updated LVDS connector part number. Sheet 25 - Updated PMIC info (BOOST is ON but not used)	1/29 /16
A3	Sheets 7, 15, 21 - Re-sync'd 16 capacitor footprints with legacy layout: 0201_CC_012SM_NSP.	2/26 /16

1. Unless Otherwise Specified:
All resistors are in ohms, 5%.
All voltages are DC.
All polarized capacitors are aluminum electrolytic.
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
Green text Denotes - Extra Notes to be considered.
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

AVB SIGNAL ASSIGNMENT

v2

Ref	AVB Associated Name	MX6Q BaII & ALT Mode	Comment
TP43	ENET_1588_EVENT0_IN	ENET_TXD1 (ALT4)	Legacy system function = MLB CLK
TP40	ENET_1588_EVENT0_OUT	GPIO_19 (ALT1)	Legacy system function = ENET INT_B
TP41	ENET_1588_EVENT2_OUT	ENET_RX_ER (ALT4)	Legacy system function = USB_OTG_ID
TP43	SDMA Event0	DISP0_DAT16 (ALT4)	Legacy system function = RGB Disp (cluster), AM-FM Aud Clk
TP40	SDMA Event1	DISP0_DAT17(ALT4)	Legacy system function = RGB Disp (cluster)
TP42	MCLK, 24.576 MHz	CLK2_P/N config'd as input	Audio master clock
--	Program mable Divider SPISS_B	(Port_Exp_A5 for bit bang)	Legacy system function = MLB_RST_B from I2C port exp.
--	Program mable Divider SPI SCLK	GPIO_6 (ALT5) for bit bang	Legacy system function = MLBSIG
--	Program mable Divider SPIMOSI	GPIO_2 (ALT 5) for bit bang	Legacy system function = MLBDAT



ICAP Classification: CP: _ _ _ IUO: _ _ _ PUBI: _ X _		
Drawing Title: MCIMX6QPAICPU3		
Page Title: Notes and Revision History		
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3
Date: Monday, February 29, 2016	Sheet 24 of 25	

Customized Programming Information

Orderable part number	
SMPF0100F9AZES	Bulk
SMPF0100F9AZESR2	Tape and reel
Automotive AEC100-Grade 3	


SMPF0100

MPU - ONLY



ES SUFFIX (WF-TYPE)
56 QFN 8x8
0.5MM PITCH

	VOUT (V)	IMAX (mA/A)	Sequence*
SW1A	1.375V	4.5A	5
SW1B			
SW1C			
SW2	1.375V	2.0A	5
SW3A	1.350V	2.5A	6
SW3B			
SW4	1.825V	1.0A	7
Boost	5.00V	600mA	10
VGEN1 to VGEN6	1.20V	100mA	0
	1.50V	250mA	8
	1.8V	100mA	8
	3.0V	350mA	4
	2.5V	100mA	8
	2.8V	200mA	7
VSNVS	3.0V	400uA	
VREFDDR	0.68V	10mA	6



PMIC Regulator	Voltage	Load
VSNVS	3.0	i.MX SNVS, pwr control, rst chips
SW1	1.375	i.MX SoC core
SW2	1.375	i.MX ARM core
SW3	1.35	DRAM
SW4	1.825	MIPI, VGEN1/2
SWBST	0	
VGEN1	0	
VGEN2	1.5	PCIe
VGEN3	1.8	i.MX SD3 I/O
VGEN4	3.0	i.MX VDDHIGH
VGEN5	2.5	Pwr LED, Gate 5 V delay
VGEN6	2.8	MIPI, Gate 3.3 V delay
VREFDDR	0.675	DRAM Vref

* Sequence 0 indicates regulator is off

I2C address: 0x08
SWDVS_CLK: 25mV step each 4us
PWRON_CNF: Standard (High-ON, Low-Off)
PWRGD_EN: Standard RESETBMCU
SEQ_CLK_SPEED: 0.5ms
SWx_FREQ: 2MHz



ICAP Classification: CP: IUO: PUBI: X			
Drawing Title: MCIMX6QPAICPU3			
Page Title: PMIC Voltage & Sequence Notes			
Size C	Document Number SCH-28615 PDF: SPF-28615	Rev A3	
Date: Friday, February 26, 2016	Sheet 25 of 25		