

# **SCAD Architecture Project Paper**

Julius Roob, ...

University of Kaiserslautern, Embedded Systems Group

`julius@juliusroob.de`, ...

## Contents

<b>1</b>	<b>Instruction Set Architecture</b>	<b>4</b>
<b>2</b>	<b>Move Instruction Bus</b>	<b>4</b>
2.1	2-Phase Commit . . . . .	4
<b>3</b>	<b>Control Unit and Data Network</b>	<b>5</b>
<b>4</b>	<b>Data Trasport Network - DTN</b>	<b>5</b>
4.1	Bitonic Network . . . . .	6
4.1.1	Bitonic Network as Network Router . . . . .	6
4.1.2	Bitonic Network with additional Routers . . . . .	6
4.1.3	Bitonic-Banyan Network . . . . .	8
4.2	Benes Network . . . . .	12
<b>5</b>	<b>Future Work</b>	<b>12</b>
<b>6</b>	<b>Bibliography</b>	<b>13</b>
	<b>Appendices</b>	<b>14</b>
<b>A</b>	<b>Memory Access and Branch</b>	<b>15</b>
<b>B</b>	<b>Fibonacci</b>	<b>16</b>

## Todo list

Either the text, the diagram and/or the implementation need to be adapted (not in sync). . . . .	4
remove this section? -julius . . . . .	5
better formulation please . . . . .	5
at least two more ideas . . . . .	12

# 1 Instruction Set Architecture

Like the Transport Triggered Architecture (TTA), the main feature of the SCAD machine instruction set is the move instruction. Moves happen from the output buffer of one functional unit (FU) to the input of another. Those moves have an order given by the program, and all parallel or out-of-order execution is done transparently by the hardware.

While all operations are performed by moving data between functional units, some initial data is required, for example the addresses of where inputs and results are located in memory. Two possible means of getting that initial data to the functional units were considered in design. Those two were to either have dedicated FIFOs for inputs and outputs of the processor and program, or extend the ISA by instructions to load values for the data network. The first is well suited for programs where only The second, which is inspired by the bachelor thesis of Sebastian Schumb [4], is to add at least one instruction to load immediate values

The first, having dedicated input and output FIFOs, was discarded in favor of an instruction set extension inspired by the bachelor thesis of Sebastian Schumb[4].

So, aside from the mandatory move instruction, our ISA needs to have instructions for loading immediate values, jumping to fixed addresses and branching. An overview of those instructions is given in Figure 1.

instruction	semantics
<b>move</b> src, dest	Move data from an output buffer to an input buffer by sending this instruction to the corresponding functional units. Data move will asynchronous
<b>jump</b> address	Set PC to address.
<b>immediate</b> data	Place data into output buffer of control unit.
<b>branch</b> address	A no-op when the first data in the input buffer is a 0, jump to address otherwise. Will wait for data to arrive when there is none.

Figure 1: SCAD Architecture Instructions

## 2 Move Instruction Bus

### 2.1 2-Phase Commit

To take into account both stalls of source and destination functional units, the control unit sends move instructions in two phases, both of which are indicated by a rising edge of the "valid" flag. First, with phase low, the functional units only check whether there is space in the corresponding input and output buffers. When stalls are asserted, the control unit waits some time until retrying. When no functional unit stalls, the phase being high signals a "write".

Either the text, the diagram and/or the implementation need to be adapted (not in sync).




Figure 2: 2-Phase Commit on Move Instruction Bus with Destination Stalling

### 3 Control Unit and Data Network

To keep the MIB simple, we will have the control unit send immediate values, and receive branch conditions through the data network. While broadcasting immediate values through either the MIB or a separate bus may be the faster alternative, having the control unit send them through the data network keeps the architecture cleaner.

remove  
this  
section?  
-julius

### 4 Data Trasport Network - DTN

The Data Trasport Network is the core part of the SCAD architecture. The 32 Fuctional-Units are identified by its physical address in the architecture which ranges from 0 to 31. Each Functional-Unit has output that can send the data packets to any other Functional-Unit in a given point of time. A Data Packet structure is shown in the Fig.3. The intention is to get all the data packets delivered to the corresponding target Functional-Units in a minimum time, possibly constant time. A Cross-Bar switch network is a possible solution with a gurantee of constant time delivery of Data Packets to the target, but we have to compramise the resource consumption which makes it fairly complicated for 32 Functional Units. In other words the 32 X 32 cross connection itself will consume a major part of the resources, which is not efficient. Another possible solution for this is to use memory mapped bus. But in this case, again it does not guarantee a constant time delivery to the Functional-Units , since there will be cases where we have to prioritize the Data-Packets based in addresses possibly by using an Arbeiter. So as a tradeoff between resource consumption and time to deliver a Bitonic Network and a Benes Network are a good choices among many parallel sorting network. We implemented the DTN with a Bitonic as well as with a Benes Network. A Bitonic Network sort any possible permutations in of input in constant time which makes it an excellent choice as a Network Router. Basically all the Fuctional-Units can be connected to each outputs of a Bitonic sorter with respect to the physical address and thus Bitonic Sorter acts Network Router. Before briefing further on the actual implementation we would like to give a short introduction about Bitonic-Network.

better  
formu-  
lation  
please



Figure 3: Data Packet struture

## 4.1 Bitonic Network

A Bitonic Sort[1] is a comparison based parallel sorting algorithm. A random input sequence is first converted into a Bitonic-sequence, which monotonically increases and then decreases thus the name Bitonic. The rotations applied to a Bitonic sequence is also Bitonic. The random input is conversion to Bitonic sequence is achieved with a Bitonic Splitter.

Let

$$S = \langle x_0, x_1, \dots, x_{n-1} \rangle$$

be Bitonic sequence such that

$$x_0 \leq x_1 \leq \dots \leq x_{n/2-1} \quad \text{and} \quad x_{n/2} \geq x_{n/2+1} \geq \dots \geq x_{n-1} \quad \text{holds}$$

Consider the following subsequences

$$S_1 = \langle \min(x_0, x_{n/2}), \min(x_1, x_{n/2+1}), \dots, \min(x_{n/2-1}, x_{n-1}) \rangle$$

$$S_2 = \langle \max(x_0, x_{n/2}), \max(x_1, x_{n/2+1}), \dots, \max(x_{n/2-1}, x_{n-1}) \rangle$$

with the following property.

$$\forall_x \forall_y. x \in S_1 \wedge y \in S_2 \quad x < y$$

Both  $S_1$  and  $S_2$  are Bitonic. A sorted sequence is produced as a result of applying  $S_1$  and  $S_2$  recursively. The above procedure is called Bitonic Split. Firstly Bitonic Split is performed the input random sequence which transforms any given sequence to a Bitonic sequence which is then fed to the Bitonic Merge Network. The Bitonic Merge converts the splitted sequence to sorted sequence. A 16 input Bitonic Sorter configuration is shown in the Fig.4. In our case we expand the same configuration to 32 input sorter. The outputs  $z_0$  to  $z_{31}$  are will be connected to the corresponding Functional-Units with respect to the physical address. The arrow indicates a Comparator. The up-down arrow indicates an ascending comparator and the down-to up indicates a descending one. Both the comparator element configurations are shown in Fig.5. An  $N$  input Bitonic Network consists of  $O(N \cdot \log_2(N)^2)$  comparators and has a combinatorial depth of  $O(\log_2(N)^2)$ .

### 4.1.1 Bitonic Network as Network Router

The Bitonic-Network is just a sorting network, does not have enough intelligence to act it as a network router in practical cases. Everything works well when all Functional-Units are ready to send the Data-Packets to its target. But this is not the case most of the times. Many Functional-Units still can be in a state where its outputs are not ready yet, at the same time some of the Functional-Units are ready with the outputs. In this case Bitonic Network can fail in routing the Data-packets to the right destinations because all the not-ready inputs can feed an unknown Target-address. Two solutions were preposed to solve this problem.

### 4.1.2 Bitonic Network with additional Routers

This is a proposed solution before realizing the Bitonic-Banyan network. In this case the incomplete Target-address problem is sorted out by adding and two extra stages at the input and output of the Bitonic Sorter. At input we add an Address -Resolver module for each comparators. In the architecture an incomplete address is identified by a VALID bit in the data packet (Fig.3). All Functional unit writes




Figure 4: A 16 input BitonicNetwork




Figure 5: Basic 2 x 2 comparator elements of a Bitonic sorter

a LOW to the VALID bit of its output packets in every clock cycle unless an packet is ready. In this way the network can interpret the validity of the Data-packet and act accordingly. The Address-Resolver feeds the input of each comparator with a pre-defined hardcoded address according to the position of the comparator. Fig.6 shows a implementation of the Address-Resolver. The Address-Resovler is a simple combinatorial multiplexer which switches the address based on the VALID bit of address and is connected to all the  $N$  comparators of input. For an  $N$  input BitonicNetwork the Hardcoded-Address is obtained by the formula  $N - 1 + C$ , where  $C$  is the position of the the comparator which ranges from 1 to  $N$ . This ensures the comparator is fed with an address which is greater that  $N - 1$ , which enables the sorter to work even if some of the inputs are not ready. One more problem that to be resolved still is the output of the network. The sorter will sort the Data-Packets with all the Hardcoded-Addresses in the comes at last but still the actual addresses can be routed into wrong destinations. For eg: If the input has a set of addresses  $\{31, X_1, X_2, \dots, X_{31}\}$  (where  $X_i$  indicates invalid address) which results in the output address




Figure 6: Address resolution

set of  $\{31, 32, 33, \dots, 63\}$ . The routing is wrong since the 31 is routed to target 0. To resolve this we have to use a stage of routers at the output of the network. The routers have forward and reverse routing path and Data-packet is routed to either forward or reverse path based on the distance to the Target. The distance to each destination is hardcoded in a routing table which enables faster decision making. The configuration is shown in Fig.7. A stall signal is required to stop the network to take new Data-packets until the old ones are delivered to the corresponding target Functional-Units. The worst case time for a packet to reach the target from the router network will be  $N/2$ . In other words in the worst case we have to stall Network for  $N/2$  clock cycles without doing anything useful in that time. The best case would be when all the inputs are valid. Besides the circuit is sequential and the stall is active in most of the cases there exist another problem which is not efficient. Also a router element is a complicated state machine which consumes considerable amount of resources when we have 32 instances of the same. This fact lead us to use a Bitonic-Banyan Network which resolves this invalid address problem in constant time.

#### 4.1.3 Bitonic-Banyan Network

We utilize the self routing property of a Batcher-Banyan network [2] when the invalid Target-addresses are found at the input. The configuration contains a Bitonic Sorting Network cascaded with a Banyan routing network. As in the case of a Bitonic Network we use the  $2 \times 2$  switching element (comparator) but the connection state of this element is determined by the destination tags of the input, in our case the Target address. A Bitonic Network can be capable of realizing arbitrary permutations of the inputs. But still the routing is not proper with incomplete Data-packet at the inputs. Here comes the use of Banyan Network which can route the sorted outputs to appropriate Target addresses. As mentioned before, special kind of modified switching elements are used which are quite different from the configuration of normal Bitonic comparators. The switching elements are added with some extra logic to route the larger target address Data-packets to the direction pointed by the arrow. Fig.6 depicts the switch configuration in different possible scenarios. An 'X' indicates incomplete inputs. This switch basically moves all the X inputs to the bottom of the list. Thus for any input sequence of Data-Packets with  $U_0, U_1, \dots, U_{r-1}$  are the invalid addresses, the Bitonic network will produce an output sequence of  $A_0, A_1, \dots, A_K, \dots, U, U, \dots, U$ , where  $K = 32 - r - 1$ . Fig.7 shows the modified switching element for the Bitonic Network of the SCAD machine. The Normal-switch is an ascending comparator which is shown in Fig.5 and the Modified switch






Figure 7: Router Network

the one which is shown in Fig 6. which handles our situation. The next stage is a Banyan Network which




Figure 8: Modified switches for handling incomplete Data-packets in Bitonic Network

takes up the sorted sequences by the BitonicNetwork and route to the proper destination. It is proven [2] that an Banyan network can completely route a sorted list when the incomplete inputs appear either at high end or low end of the list. We have already moved all the incomplete Data-Packets to the lower end of the sequence with the help of modified switch. An 8 input Banyan Network configuraion is shown in Fig(8). We simply expand the same to 32. The Data-Packets in the Banyan Network is based on the  $i^{th}$  bit of the Target-Adress, where  $i$  is the stage index. For an  $N$  input Banyan Network we have  $\log_2(N)$  stages and combinatorial circuit depth. A Banyan Newtwork is collision free if the input sequences are




Figure 9: Switching element of Bitonic Network




Figure 10: 8 input Banyan network

sorted ascending thus in our case guarantees the delivery of Data-Packets at proper destination since the Bitonic Network in the previous stage will already produce an ascending sequence. In our case the sequence can also have invalid Data-Packets which is in the tail of the sequence. Different scenarios in handling of incomplete input for a Banyan switch is shown in Fig.9. A 'X' corresponds to incomplete inputs. The valid inputs are the bit position of the stage  $i$  of the Target-Address. Based on this bit the Data-packet is routed up or down. It has been proven [3] that for  $N > 8$  the latency due to combinatorial depth of a Bitonic Network is more than when it is pipelined. So we have implemented 5 stage pipeline




Figure 11: Modified switches for handling incomplete Data-packets in Banyan Network

for the Bitonic Network and a 5 stage for the Banyan Network. Altogether for the SCAD machine the synchronous Bitonic-Banyan version of DTN is shown in Fig.10.



Figure 12: DTN of SCAD machine

## 4.2 Benes Network

## 5 Future Work

Having duplication as a separate functional unit may cause it to be a significant bottleneck. One feasible solution to this is the extension of the move instruction by an additional "non-destructive" move, where data sent is kept in the output buffer of the sender.

at least two more ideas

## 6 Bibliography

### References

- [1] K. E. Batcher (1968): *Sorting networks and their applications*. in 1968 Spring Joint Computer Conf., AFIPS Proc., vol. 32, pp. 307-314.
- [2] Madihally. J. Narasimha (1988): *The Batcher-Banyan Self-Routing Network: Universality and Simplification*. IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 36, NO. 10, OCTOBER 1988.
- [3] Gustavo Alonso Rene Mueller, Jens Teubner (2012): *Sorting networks on FPGAs*. The VLDB Journal February 2012, Volume 21, Issue 1, pp 1-23.
- [4] S. Schumb (2015): *Hardware Generation for Transport Triggered Architectures*. Master's thesis, Department of Computer Science, University of Kaiserslautern, Germany. Bachelor.

## **Appendices**

## A Memory Access and Branch

Basic example for memory access and branching:

```

1 // Basic function:
2 // *result = *op1 == *op2 ? 33 : 27;
3
4 // Load operands from memory
5 immediate <op1_address> // op1_address into the control unit output
6 move ctrl.o0, load.i0
7 immediate <op2_address>
8 move ctrl.o0, load.i0
9
10 // Send result destination to "store" function unit
11 immediate <result_address>
12 move ctrl.o0, store.i0
13
14 // Send parameters to compare unit
15 move load.o0, cmp.i0
16 move load.o0, cmp.i1
17
18 move cmp.o0, ctrl.i0 //move to control unit input for branch
19 branch yes // branch to yes if control unit input != 0
20 no:
21     immediate 27
22     jump both
23 yes:
24     immediate 33
25 both:
26     move ctrl.o0, store.i1 // move to data input of the store unit

```

## B Fibonacci

```

1  setup:
2      immediate 0
3      move ctrl.o0 duplication.i0
4
5      immediate N
6      move ctrl.o0 add.i0
7      move duplicaton.o0, add.i1
8
9      immediate 1
10     immediate 0
11     move ctrl.o0 add.i0
12     move ctrl.o0 add.i1
13
14 loop:
15     // Loop invariant: * output buffer of add contains: (n-i)
16     //                                     then fib(i)
17     //                                     * output buffer of duplication contains: fib(i-1)
18
19     immediate -1
20     move ctrl.o0, add.i1
21
22     move duplication.o0, add.i1
23     // add.i1: -1, fib(i-1)
24     // add.o0: (n-i), fib(i)
25
26     move add.o0, duplication.i0
27     // add.i1: -1, fib(i-1)
28     // add.o0: fib(i)
29     // duplication.o0: (n-i), (n-i)
30
31     move duplication.o0 ctrl.i0
32     // add.i1: -1, fib(i-1)
33     // add.o0: fib(i)
34     // duplication.o0: (n-i)
35     // ctrl.i0: (n-i)
36
37     move duplication.o0 add.i0
38     // add.i1: fib(i-1)
39     // add.o0: fib(i), (n-i-1)
40     // ctrl.i0: (n-i)
41
42     move add.o0, duplication.i0
43     // add.i1: fib(i-1)
44     // add.o0: (n-i-1)
45     // duplication.o0: fib(i), fib(i)
46     // ctrl.i0: (n-i)
47
48     move duplication.o0, add.i0
49     // add.o0: (n-i-1), fib(i+1)

```



```
50 | // duplication.o0: fib(i)
51 | // ctrl.i0: (n-i)
52 |
53 | // takes ctrl.i0 as branch condition
54 | branch loop
55 |
56 | finished:
57 | // TODO: write values to result place in ram?
```