# **SCAD Architecture Project Paper**

Julius Roob, ...
University of Kaiserslautern, Embedded Systems Group
julius@juliusroob.de, ...

# **Contents**

1	Instruction Set Architecture	4
2	Move Instruction Bus 2.1 2-Phase Commit	<b>4</b>
3	Control Unit and Data Network	5
4	Future Work	5
Aį	ppendices	6
A	Memory Access and Branch	7
В	Fibonacci	8

Please define \	authorrunning

## 3

# **Todo list**

Either the text, the diagram and/or the implementation need to be adapted (not in sync)	4
petter formulation please	5
t least two more ideas	5

#### 1 Instruction Set Architecture

Aside from the mandatory move instruction, our Instruction Set Architecture (ISA) needs to have instructions for loading immediate values, jumping to fixed addresses and branching. An overview of those instructions is given in Figure 1.

instruction	semantics
move src, dest	Move data from an output buffer to an input
	buffer by sending this instruction to the cor-
	responding functional units. Data move will
	asynchronous
jump address	Set PC to address.
immediate data	Place data into output buffer of control unit.
branch address	A no-op when the first data in the input buffer
	is a 0, jump to address otherwise. Will wait
	for data to arrive when there is none.

Figure 1: SCAD Architecture Instructions

#### 2 Move Instruction Bus

#### 2.1 2-Phase Commit

To take into account both stalls of source and destination functional units, the control unit sends move instructions in two phases, both of which are indicated by a rising edge of the "valid" flag. First, with phase low, the functional units only check whether there is space in the corresponding input and output buffers. When stalls are asserted, the control unit waits some time until retrying. When no functional unit stalls, the phase being high signals a "write".

Either the text, the diagram and/or the implementation need to be adapted (not in sync).




Figure 2: 2-Phase Commit on Move Instruction Bus with Destination Stalling

### 3 Control Unit and Data Network

To keep the MIB simple, we will have the control unit send immediate values, and receive branch conditions through the data network. While broadcasting immediate values through either the MIB or a separate bus may be the faster alternative, having the control unit send them through the data network keeps the architecture cleaner.

better formulation please

#### 4 Future Work

Having duplication as a seperate functional unit may cause it to be a significant bottleneck. One feasible solution to this is the extension of the move instruction by an additional "non-destructive" move, where data sent is kept in the output buffer.

at least two more ideas

# **Appendices**

## **A** Memory Access and Branch

Basic example for memory access and branching:

```
1 | // Basic function:
2 | // *result = *op1 == *op2 ? 33 : 27;
4 // Load operands from memory
5 | immediate <op1_address> // op1_address into the control unit output
6 move ctrl.o0, load.i0
7 | immediate <op2_address>
8 move ctrl.o0, load.i0
10 \parallel // Send result destination to "store" function unit
11 | immediate <result_address>
12 | move ctrl.o0, store.i0
13
14 | // Send parameters to compare unit
15 | move load.o0, cmp.i0
16 | move load.o0, cmp.i1
17
18 move cmp.o0, ctrl.i0 //move to control unit input for branch
19 | branch yes // branch to yes if control unit input != 0
20 || no:
21
    immediate 27
22
     jump both
23 || yes:
24
     immediate 33
25 | both:
26 move ctrl.o0, store.i1 // move to data input of the store unit
```

## B Fibonacci

```
1 \parallel / / WORK IN PROGRESS: might be right - but could just as well be wrong
3 | setup:
4
     immediate 0
5
     move ctrl.o0 duplication.i0
6
7
     immediate N
8
     move ctrl.o0 add.i0
9
     move duplication.o0, add.i1
10
11
     immediate 1
12
     immediate 0
13
     move ctrl.o0 add.i0
14
     move ctrl.o0 add.i1
15
16 | loop:
     // Loop invariant: * output buffer of add contains: (n-i)
17
18
     //
                                                        then fib(i)
19
     //
                          * output buffer of duplication contains: fib(i-1)
20
21
     immediate -1
22
     move ctrl.o0, add.i1
23
24
     move duplication.o0, add.i1
25
     // add.i1: -1, fib(i-1)
26
     // add.o0: (n-i), fib(i)
27
28
     move add.o0, duplication.i0
29
     // add.i1: -1, fib(i-1)
30
     // add.o0: fib(i)
31
     // duplication.oo: (n-i), (n-i)
32
33
     move duplication.o0 ctrl.i0
34
     // add.i1: -1, fib(i-1)
35
     // add.o0: fib(i)
     // duplication.o0: (n-i)
36
37
     // ctrl.i0: (n-i)
38
39
     move duplication.o0 add.i0
40
     // add.i1: fib(i-1)
41
     // add.oo: fib(i), (n-i-1)
42
     // ctrl.i0: (n-i)
43
44
     move add.o0, duplication.i0
45
     // \ add.i1: fib(i-1)
     // add.o0: (n-i-1)
     // duplication.o0: fib(i), fib(i)
47
48
     // ctrl.i0: (n-i)
49
```

```
move duplication.o0, add.i0
50 ||
51
     // add.o0: (n-i-1), fib(i+1)
52
     // duplication.o0: fib(i)
     // ctrl.i0: (n-i)
53
54
55
     // takes ctrl.i0 as branch condition
56
    branch loop
57
58 | finished:
59 // TODO: write values to result place in ram?
```