// evaluate data when the assignment is encountered // finishes at time #25 // finishes at time #15 repeat (2) @ (posedge clk); // add 2 clock delay // precision 1 ns // 50 MHz clock // and assign to bus after 5 clocks. repeat (5) @ (posedge clk) bus <=data; default : \$display("Invalid operation"); // looping forever #10 clock = -clock; for (i = 0; i < 9; i = i+1) begin wait (!oe) #5 data = d_in; @ (negedge clock) q = d; while (i < 10) begin repeat (flag) begin 2'd0: z = x + y; $2^{-1}dz : z = x \cdot y$ 2'd1:z=x-y; case (operator) ... action action ... #10 x = y; #15 a = b; #10 x = y; clock = 0: initial begin endcase end fork end end end

Gate Primitives

#15a = b;

(out, ..., out, in); (out, in₁, ..., in_n); (out, in₁, ..., in_n); (out, in, control); (out, in, control); (out, in₁, pulldown (out); notif1 bufif1 xnor not (out₁, ..., out_n, in); (out, in₁, ..., in_n); (out, in₁, ..., in_n); (out, in₁, ..., in_n); bufif0 (out, in, control); notif0 (out, in, control); pullup (out);

6. Delays

bufift #(10,15,5) my_buf(...); or #(4.5:6, 6:7:8) my_or (...); and #(5,7) my_and(...); and #5 my_and(...); All delays as min:typ:max Rise/fall/Transport Single delay Rise/fall

Compiler options for delays

+maxdelays, +typdelays(default), +mindelays e.g. verilog +maxdelays test.v

7. Operators

concatenation arithmetic modulus 0.00

bit-wise exclusive or bit-wise equivalence bit-wise inclusive or bit-wise negation ogical inequality logical negation reduction nand ogical equality case inequality reduction xnor reduction and reduction nor reduction xor case equality reduction or bit-wise and ogical and conditional ogical or relational right shift Event or left shift V v V- 10 -V -4 10 V-110

8. Specify Blocks

specify

// specparam declarations (min:typ:max) specparam t_setup = 8:9:10, t_hold = 11:12:13; // state dependent pin to pin path delay (a => out) = 9; // => means parallel connection // edge sensitive pin to pin path delay (posedge clock => (out +: in)) = (10,8); // simple pin to pin path delay Ssetup (data, posedge clock, t_rise); // timing constraints checks Shold (posedge clear, data, t_hold);

endspecify

if (state_a = = 2'b01) (a, b '> out) = 15;

// *> means full connection

9. Memory Instantiation

module mem_test;

// memory declaration // display contents of initialized memory \$readmemh ("contents.dat", memory); // reading the memory content file reg [7:0] memory [0:10]; for (i = 0; i < 9; i = i+1)initial begin nteger

\$display ("Memory [%d] = %h", i, memory[i]);

endmodule

contents.dat" contains

da

ap

This simple memory model can be used for feeding \$readmemb can be used for feeding binary values input data values to simulation environment. 8 900

always @(posedge clock) a <= b; a = b. b = a: Function task.

from contents file.

10. Blocking and Non-blocking Statements

// This Non-blocking statement removes above race condition // These blocking statements exhibit race condition. // and gives true swapping operation always @ (posedge clock) always @ (posedge clock) always @ (posedge clock)

11. Functions and Tasks

- A function can enable another function but not another
- Function always executes in 0 simulation time.
- Functions must not contain any delay, event, or timing control statement.
- Functions must have at least one input argument, They can have more than one input.
 - Functions always return a single value. They cannot have output or inout argument.

parity = calc_parity(addr);

function calc parity;

input [31:0] address;

calc_parity = ^address:

endfunction end

Task

- A task can enable other tasks and functions
- Tasks may execute in non-zero simulation time.
- Tasks may contain delay, event or timing control
- fasks may have zero or more arguments of type input, output or inout. statements
- fasks do not return with a value but can pass multiple values through output and inout arguments.

Cycle_read (read_in, oe_in, data, addr);

read, oe; // notice the sequence input [15:0] address: output [7:0] data; task Cycle read; begin input

data = some function(address); #10 read pin = read; # 05 oe_pin = oe;

end