

## EE2001-Tutorial 6

Date: 8<sup>th</sup> March 2018


### More on Synchronous Sequential Logic including Register

1) (i) Design a sequential circuit with two D flip-flops A and B, and one input  $x_{in}$ . When  $x_{in} = 0$ , the state of the circuit remains the same. When  $x_{in} = 1$ , the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.

(ii) Design a one-input, one-output serial 2's complemener. The circuit accepts a string of bits from the input and generates the 2's complement at the output. The circuit can be reset asynchronously to start and end the operation.

2) Design a sequential circuit with two JK flip-flops A and B and two inputs E and F. If  $E = 0$ , the circuit remains in the same state regardless of the value of F. When  $E = 1$  and  $F = 1$ , the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00, and repeats. When  $E = 1$  and  $F = 0$ , the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00, and repeats.


3) A sequential circuit has three flip-flops A, B, C; one input  $x_{in}$ ; and one output  $y_{out}$ . The state diagram is shown. The circuit is to be designed by treating the unused states as don't-care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states. (a) Use D flip-flops in the design. (b) Use JK flipflops in the design.




4) Develop the state diagram for a state machine that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.

5) Include a 2-input NAND gate in the given register shown and connect the gate output to the C inputs of all the flip-flops. One input of the NAND gate receives the clock pulses from the clock generator, and the other input of the NAND gate provides a parallel load control.

Explain the operation of the modified register. Explain why this circuit might have operational problems.




6) Include a synchronous clear input to the given register. The modified register will have a parallel load capability and a synchronous clear capability. The register is cleared synchronously when the clock goes through a positive transition and the clear input is equal to 1.



7) (i) What is the difference between serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?  
(ii) The contents of a four-bit register is initially 0110. The register is shifted six times to the right with the serial input being 1011100. What is the content of the register after each shift?

8) The given four-bit universal shift register is enclosed within one IC component package.  
(a) Draw a block diagram of the IC showing all inputs and outputs. Include two pins for the power supply.  
(b) Draw a block diagram using two of these ICs to produce an eight-bit universal shift register.



(ii) Draw the logic diagram of a four-bit register with four D flip-flops and four  $4 \times 1$  multiplexers with mode selection inputs  $s_1$  and  $s_0$ . The register operates according to the following function table.

$s_1$	$s_0$	Register Operation
0	0	No change
1	0	Complement the four outputs
0	1	Clear register to 0 (synchronous with the clock)
1	1	Load parallel data

10) The given serial adder uses two four-bit registers. Register A holds the binary number 0101 and register B holds 0111. The carry flip-flop is initially reset to 0. List the binary values in register A and the carry flip-flop after each shift.

