

Tutorial 7

1)

The following state table is implemented using a ROM and two D flip-flops (falling-edge triggered):

Q_1Q_2	$Q_1^+Q_2^+$		Z	
	$X=0$	$X=1$	$X=0$	$X=1$
00	01	10	0	1
01	10	00	1	1
10	00	01	1	0

(a) Draw the block diagram.

(b) Write VHDL code that describes the system. Assume that the ROM has a delay of 10 ns, and each flip-flop has a propagation delay of 15 ns.

2)

Find a minimum-row PLA table to implement the following sets of functions.

$$f_1(A, B, C, D) = \Sigma m(4, 5, 10, 11, 12),$$


$$f_2(A, B, C, D) = \Sigma m(0, 1, 3, 4, 8, 11),$$

$$f_3(A, B, C, D) = \Sigma m(0, 4, 10, 12, 14)$$


3)

Design an 6-bit up-down binary counter using a 22V10 and a minimum number of external gates. Give all of the flip-flop input equations. Write the VHDL code for the counter using a PLA. Simulate the code and verify that the counter works.

4 Find all of the static hazards in the following networks. For each hazard, specify the values of the variables which are constant and the variable which is changing. Indicate how all of these hazards could be eliminated by adding gates to the existing networks. (This means that you can add gates or gate inputs to a network as it stands, but you cannot change any of the connections in the given networks)



(a)



(b)


5) Find a hazard-free realization for $f(a, b, c, d) = \sum(2, 3, 6, 7, 8, 10, 13)$ using only 3-input NOR gates

6) The PLA below will be used to implement the following equations:

$$X = ABD + A'C + BC + CD'$$

$$Y = A'C' + AD + C'D'$$

$$Z = CD + A'C' + AD + AB'D$$



(a) Indicate the connections that will be made to program the PLA to implement these equations.

(b) Specify the truth table for a ROM which realizes these same equations.

7)(a) An adder for Gray-coded decimal digits (see Table 1-1) is to be designed using a ROM. The adder should add two Gray-coded digits and give the Gray-coded sum and a carry. For example, 1011 + 1010 = 0010 with a carry of 1 ($7 + 6 = 13$). Draw a block diagram showing the required ROM inputs and outputs. What size ROM is required? Indicate how the truth table for the ROM would be specified by giving some typical rows.

(b) If the same adder were implemented using a PLA, what size PLA would be required? (Assume that only the 10 legal gray-coded digits can occur as inputs.)

8) Braille is a system which allows a blind person to "read" alphanumerics by feeling a pattern of raised dots. Design a network that converts BCD to Braille. The table shows the correspondence between BCD and Braille.

(a) Use a multiple-output NAND-gate network.

(b) Use a PLA. Give the PLA table.

(c) Use a PAL. Specify the PAL type and fuse pattern.

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>W</i> <i>X</i>	
				<i>Z</i>	<i>Y</i>
0	0	0	0	.	:
0	0	0	1	.	
0	0	1	0	:	
0	0	1	1	.	.
0	1	0	0	.	:
0	1	0	1	.	.
0	1	1	0	:	.
0	1	1	1	:	:
1	0	0	0	:	.
1	0	0	1	.	.

9) Construct an ASM block that has three input variables (*D*, *E*, *F*), four output variables (*P*, *Q*, *R*, *S*), and two exit paths. For this block, output *P* is always 1, and *Q* is 1 iff *D* = 1. If *D* and *F* are 1 or if *D* and *E* are 0, *R* = 1 and exit path 2 is taken. If (*D* = 0 and *E* = 1) or (*D* = 1 and *F* = 0), *S* = 1 and exit path 1 is taken.

10) Complete the following timing diagram for the ASM chart given below. Assume $St = 1$.

