EE2001 - Digital systems lab Synthesis and Implementation using an FPGA

Vinita Vasudevan



Sequential Circuits: Blocking statements

Shift Register

```
module clock( c );
    output c;
    reg c;
    initial
    begin
        c = 0;
    end
    always
    begin
    #5 c = c;
    end
endmodule // clock
```

Wrong output!

```
clk=0
              0=b
                     q = xxxx
     clk=0
              d=1
                     a = xxxx
     clk=1
              d=1
                     q = 1111
     clk=0
              d=1
                     q = 1111
     clk=0
              0=b
14
                     a = 1111
15
     clk=1
              0 = b
                     a = 0000
```

At the positive edge, the input should be registered only in the first flip-flop. In this case, all flip-flops are set/reset.

Non-blocking Statements

Solution: Use non-blocking statements.

```
module sr(q, d);
                                                                         clk=0
                                                                                   d=0
                                                                                           a = xxxx
                                                                         clk=0
                                                                                   d=1
                                                                                           q = xxxx
output [3:0] q;
                                                                         clk=1
                                                                                  d=1
                                                                                           q = xxx1
reg [3:0] q;
                                                                    10
                                                                         clk=0
                                                                                  d=1
                                                                                           a = xxx1
                                                                         clk=0
                                                                                  0=b
                                                                                           q = xxx1
input d;
                                                                    14
                                                                   15
                                                                         clk=1
                                                                                  d=0
                                                                                          q = xx10
wire clock:
                                                                   20
                                                                         clk=0
                                                                                  d=0
                                                                                          a = x \times 10
clock c1( .c(clock) );
                                                                   24
                                                                         clk=0
                                                                                  d=1
                                                                                          q = xx10
                                                                         clk=1
                                                                                  d=1
                                                                                          q = x101
always@(posedge clock )
                                                                   30
                                                                         clk=0
                                                                                  d=1
                                                                                          a = x101
                                                                   34
                                                                         clk=0
                                                                                   d=0
                                                                                          a = x101
  begin
                                                                         clk=1
                                                                                  0=b
                                                                                          q = 1010
     q[0] <= d;
                                                                         clk=0
                                                                                  d=0
     q[1] <= q[0]:
                                                                   40
                                                                                          a = 1010
     q[2] <= q[1];
                                                                    44
                                                                         clk=0
                                                                                  d=1
                                                                                          q = 1010
     q[3] <= q[2];
                                                                   45
                                                                         clk=1
                                                                                  d=1
                                                                                          q = 0101
  end
                                                                   50
                                                                         clk=0
                                                                                  d=1
                                                                                          q = 0101
                                                                                          a = 1011
                                                                   55
                                                                         clk=1
                                                                                  d=1
endmodule // sr
```

Gather all the righthand side values before the edge and assign them to the left hand side variables after the clock edge. If blocking statements are used, the left hand side variables are assigned sequentially -q[1] is assigned after q[0] and so on -1

Counters - Behavioural Model

Divide-by-two:

endmodule

```
module clk_divide (Count, clk, reset);
output Count:
reg [3:0] Counter; //4 bit counter
assign Count = Counter[1]; //pick 2nd bit
                                                                  clk=0
                                                                  clk=1
always @ (negedge clk)
begin
                                                            10
                                                                  clk=0
                                                                  clk=1
   if (!reset)
                                                            15
                                                            20
                                                                  clk=0 Count=1
    begin
                                                            25
                                                                  clk=1 Count=1
     Counter \leq 0
                                                            30
                                                                  clk=0
    end
                                                            35
                                                                  clk=1
   else
                                                            40
                                                                  clk=0
    begin
     Counter <= Counter+1;
    end
end
```

Count=0

Count=0

Count=0

Count=0

Count=1

Count=1

Count=0

Digital design

- Specification
- Modelling using HDLs
- Functional simulation and testing
- Timing analysis
- Mapping to a hardware library/ FPGA (Synthesis)
- Place and Route
- Timing analysis.

Synthesis

Map verilog models to hardware - Bit operators, gates, flipflops

assign
$$s = a^b$$
;

or or1(cout, c1, c2);

always @(posedge clock)
begin
Q <= D;
end

or or1(cout, c1, c2);

 $c1$
 $c2$

Doub

DFF

```
\begin{array}{c|c} I_0 & & & \\ I_1 & & & \\ I_2 & & & \\ I_3 & & & \\ & & & \\ S_0 & S_1 & & \\ \end{array}
```

```
\label{eq:module_mux4} \left( \begin{array}{c} I_0, I_1, I_2, I_3 \,, \, \text{s} \,, \, \text{out} \, \right); \\ \text{input } I_0, I_1, I_2, I_3 \,; \\ \text{input}[1:0] \,\, \text{s}; \\ \text{output out}; \\ \text{reg out}; \\ \\ \text{assign } t0 = \left( \begin{array}{c} \text{s}[1] \,\,\&\,\, I_0 \,\right) \, |\,\, (\text{s}[1] \,\,\&\,\, I_2 \,); \\ \text{assign } t1 = \left( \begin{array}{c} \text{s}[1] \,\,\&\,\, I_0 \,\right) \, |\,\, (\text{s}[1] \,\,\&\,\, I_2 \,); \\ \text{assign out} = \left( \begin{array}{c} \text{s}[1] \,\,\&\,\, I_0 \,\right) \, |\,\, (\text{s}[0] \,\,\&\,\, t_1 \,); \\ \text{end module} \end{array} \right.
```

```
assign out = (s == 0)? I_0:


(s == 1)? I_1:

(s == 2)? I_2:

(s == 3)? I_3: 1'bx;
```


```
always@(I_0 or I_1 or I_2 or I_3 or s)
begin
case( s )
0: out = I_0;
1: out = I_1;
2: out = I_3;
3: out = I_3;
end
```

State Machines: Modelling using Verilog



```
\label{eq:module_stateMach} \begin{tabular}{ll} module StateMach( X, Z, clock); \\ input X; \\ input clock; \\ output Z; \\ reg PresentState, NextState; \\ always@(posedge clock) \\ begin \\ PresentState <= NextState \\ end \\ assign Z = X \& PresentState; \\ assign NextState = X | PresentState; \\ end module \end{tabular}
```

Field programmable gate arrays - FPGA



- CLB Configurable logic blocks
- ► IOB Programmable IO blocks
- ► Switch matrix Programmable interconnects
- ▶ DCM digital clock management



- CLBs contain Lookup tables (LUT), multiplexers, D flip flops and fast carry chain
- ► CLBs can be programmed to implement logic functions, can act as distributed RAM
- CLBs can be connected to obtain more complex logic functions using programmable switches and interconnects
- ► The IOBs can be programmed to act as input, output, tristate
- ▶ DCMs can be programmed to get various clock frequencies, phase shifts ...
- ► Block RAMs, multipliers

Spartan 3E development board





NET "SW<1>" LOC = "L14" |
NET "SW<2>" LOC = "H18" |
NET "SW<3>" LOC = "N17" |
NET "LED<7>" LOC = "F9" |
NET "LED<6>" LOC = "F9" |
NET "LED<6>" LOC = "C11" |
NET "LED<4>" LOC = "C11" |
NET "LED<3>" LOC = "F11" |
NET "LED<2>" LOC = "E11" |
NET "LED<2>" LOC = "E11" |
NET "LED<3>" LOC = "E11" |
NET "LED<0>" LOC = "E12" |
NET "LED<0>" LOC = "E12" |
NET "LED<1>" LOC = "E12" |
NET "LED<0>" LOC = "F12" |

NET "SW<0>" LOC = "L13"

Figure 2-1: Four Slide Switches

The slide switches and LEDs are hardwired to certain pins in the FPGA. Must connect the appropriate signal to that pin. Specified in the UCF file.

Experiment 11

Decoder, Multiplier and counter the Spartan 3E FPGA

- 1. Write Verilog code for a 3-to-8 decoder using the case statement. Verify functionality and synthesize the circuit. Download and test on the board.
- 2. Write Verilog code for a 2-bit multiplier using gates.
- 3. Implement a clock divider that divides the 50MHz input clock to approximately 1Hz
- 4. Implement a 3-bit up/down counter using the 1Hz clock. Use a slide switch to indicate up/down. Display the number using an appropriate number of LEDs. Get the pin location of the clock from the user guide.

In both cases, the inputs are to be given using the switches present in the FPGA board and the result should be displayed using LEDs.