12. Commonly used Compiler Directives

timescale 100ns/1ns define word size 32 include ../header.v

ifdef, else, endif

// ref_time_unit / precision

module and op (a,b,c);

input b,c; output a:

wire a = b & c; ifdef behavioral

and a1(a,b,c); else

endmodule

13. Observing Outputs

Sdisplay ("Value of variable is %d", var); always @(....); // dump data in text file Sfdisplay (flag, "%h", data[7:0]); initial flag = \$fopen("out_file");

Sfclose ("out_file");

Smonitor (Stime, "a = %b and b = %b", clock, reset); Sfmonitor(flag, "value = %h", add[15:0]);

Smonitoron;

Smonitoroff

14. Simulation Control

initial begin

\$dumpvars (1,top); // dump variables in module instance top. // dump 2 levels below top.m1 // dump in this file // dump all signals Sdumpfile ("my.dump"); Sdumpvars (2,top.m1); \$dumpvars;

// start / restart dump // stop for interaction // stop dump #1000 dumpoff; #500 dumpon; Sstop

// come out of simulation

#1000 Sfinish;

15. Language Constructs not supported by most Synthesis tools

Declarations and Definitions

event declaration time declaration

triand, trior, tri1, tri0, and trireg net types Ranges and arrays for integers primitive definition

Statements

repeat statement initial statement wait statement fork statement delay control event control

deassign statement defparam statement release statement force statement


Operators

Case equality and inequality operators (=== and !==) Division and modulus operators for variables Gate-Level Constructs

pullup, pulldown,

tranifo, tranif1, rtran, rtranif0, rtranif1 Miscellaneous Constructs

Compiler directives like ifdef, endif and else Hierarchical names within a module Verilog is a registered trademark of Cadence Design Systems, Inc. Verilog Quick Reference Card is intended for quick reference. Please use Verilog LRM for details





Verilog® Quick Reference Card

1. Module

module module name (list of ports); input / output / inout declarations net / reg declarations integer declarations

parameter declarations

hierarchical instances gate/switch instances parallel statements endmodule

2. Parallel Statements

Following statements start executing simultaneously inside module

initial begin

(sequential statements)

(sequential statements) always begin

assign wire_name = [expression];

3. Basic Data Types

a. Nets

e.g. wire, wand, tri, wor

Continuously driven

Gets new value when driver changes

LHS of continuous assignment

tri [15:0] data;

assign data[15:0] = data_in; // unconditional

assign data[15:0] = enable ? data_in : 16'bz; // conditional b. Registers

e.g. reg

Represents storage

LHS of an assignment in procedural block Always stores last assigned value

// event (both edges) ® (posedge clock) signal = 1'b1; // positive edge @ (reset) signal = 1'b0;

4. Sequential Statements

Given below are simple examples instead of BNF type of definitions.

if (reset == 0) begin

data = 8'b00;

© 1999 Comit Systems, Inc.

© 1999 Comit Systems, Inc.