

FINAL PROJECT VHDL

Amit Nagar- Halevy and Tal Kapelnik 204210306 204117089



BGU COMPUTER ENGEENIRING

Contents

Assignm	nent description:	. 2
Added F	Peripherals:	. 3
1. Key	y[3-0]	3
2. Bas	sic Timer:	3
3. inte	errupt controller:	4
Blocks d	liagram:	. 5
Mips log	gic usage:	.6
RTL Vi	ew:	. 6
Mips:		6
Fetch	:	7
Decod	le:	8
Contr	·ol:	9
Execu	ıte:	10
Dmen	nory:	11
Bas	sic Timer:	12
Inte	errup controller:	13
Maxima	d operating clock:	14
Longest	path:	14
Single-T	Tap HardWare Test:	15
Arith	metic Commands Test:	15
I/O T	est:	16
Basic	timer test:	17
1.	BTCTL = "00000" that's means the the clock should divided by 2	17
2.	BTCTL = "00001" that's means the the clock should divided by 16	17
3.	BTCTL = "10001" that's means the the clock should divided by 64	17
Interr	rupt controller test:	18

Assignment description:

The aim of this laboratory is to design a simple MIPS compatible CPU. The CPU uses's a Single Cycle MIPS architecture and must be capable of performing instructions from MIPS instruction set. The design is executed on the Altera Board. The MIPS architecture is Harvard architecture in order to increase throughput and simplify the logic.

The architecture includes a MIPS ISA compatible CPU with data and program memory for hosting data and code. The block diagram of the architecture is given in Figure 1. The CPU have a standard MIPS register file. The top level and the MIPS core is structural. The design compiled and loaded to the Altera board for testing. A single clock (CLK) of 24MHZ is used in the design.





Figure 1: System architecture



MEMORY Mapped I/O addresses:

PORT_LEDG[7-0] 0x800 - LSB byte (Output Mode)

PORT_LEDR[7-0] 0x804 - LSB byte (Output Mode)

PORT_HEX0[7-0] 0x808 - LSB byte (Output Mode)

PORT_HEX1[7-0] 0x80C - LSB byte (Output Mode)


PORT_HEX2[7-0] 0x810 - LSB byte (Output Mode)

PORT_HEX3[7-0] 0x814 - LSB byte (Output Mode)

PORT_SW[7-0] 0x818 - LSB byte (Input Mode)

Supported Operation code formats:

Rtype Itype and Jtype as follow -



The supported set of opcodes in our version of single cycle Mips:

Or, ori, and, andi, xor, xori, add, addi, addu,


Lw, sw, slt, sll, srl, beq, bne, sub, j, jr, jal.

Added Peripherals:


1. Key[3-0]

2. Basic Timer:


A basic timer, it can send an interrupt every time divided as follows:



BTCTL, Basic Timer Control Register



BTCNT, Basic Timer Counter




3. interrupt controller:


This is an asynchronic peripheral. That's means that it doesn't have a clock input, when it gets an interrupt, its sends an INTR (interrupt request) to the cpu. when it gets an INTA (interrupt acknowledge) back from the cpu, the interrupt controller will put the correct interrupt address on the address bus, and will save the next Pc in \$ra register (like in a jal command).

After the interrupt code line, the user will need to clean the flags and return to the address in \$ra using jr command.

Our CS (chip select) is the component address.




IE, Interrupt Enable Register



IFG, Interrupt Flag Register


. 7	6	5	4	3	2	1	0
				BTIFG	KEY3IFG	KEY2IFG	KEY1IFG
				DM	nu.	DW.	nu

TYPE, Interrupt Type Register



TYPE Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	KEY1	KEY1IFG	Lowest
04h	KEY2	KEY2IFG	
08h	KEY3	KEY3IFG	
0Ch	Basic Timer	BTIFG	Highest

Blocks diagram:



Top entity - Mips:

Our single cycle Mips is divided to 5 stages:

Fetch – getting the next command

Decode- breaking the command to an instruction

Control – manage all the control lines

Execute- calculates data using the ALU and the control lines

Memory- reads and writes data to and from memory or I/O

Mips logic usage:


Flow Summary	
Flow Status	Successful - Fri Sep 11 15:13:22 2020
Quartus II 64-Bit Version	12.1 Build 177 11/07/2012 SJ Web Edition
Revision Name	CPUfinal
Top-level Entity Name	MIPS
Family	Cyclone II
Device	EP2C20F484C7
Timing Models	Final
Total logic elements	4,882 / 18,752 (26 %)
··· Total combinational functions	3,340 / 18,752 (18 %)
Dedicated logic registers	2,768 / 18,752 (15 %)
Total registers	2768
Total pins	232 / 315 (74 %)
Total virtual pins	0
Total memory bits	173,056 / 239,616 (72 %)
Embedded Multiplier 9-bit elements	0 / 52 (0 %)
Total PLLs	0/4(0%)

We can see that we have used 4,882 logic elements.


RTL View:


Now we will check each stage apart, starting from the top, Mips, and going down for each one of the stages from earlier.

Mips:




Fetch:







Decode:



Control:




Execute:




Dmemory:

Our Dmemory component is actually Memory and IO component, because we are using memory mapped io logic.





Basic Timer:





Interrup controller:





Maximal operating clock:

we have found that the maximum frequency is


Slow Model Fmax Summary								
	Fmax Restricted Fmax Clock Name Note							
1	22.41 MHz	22.41 MHz	dock					

So the Maximal operating clock is $\frac{1}{22.41Mhz} = 44.6ns$

Longest path:


Memmory>decode>execute>memory

Will be longest on shift opcodes



Single-Tap HardWare Test:

Arithmetic Commands Test:



Addi \$9,0,4

We are adding immediate 4 to register \$9

Beq \$11,\$11, check1


This command is always True, so we should jump to "check1", as we can see. We can also see that the "BranchEq" and "Zero" control line

The code we are running:

Address	Code	Basic		
0x00003000	0x20090004	addi \$9,\$0,0x00000004	5:	addi \$t1, \$zero,4
0x00003004	0x01295020	add \$10,\$9,\$9	6:	add \$t2, \$t1, \$t1
0x00003008	0x200bfffc	addi \$11,\$0,0xfffff	8:	add \$t3, \$zero, -4
0x0000300c	0x200cfffc	addi \$12,\$0,0xfffff	9:	adďi \$t4, \$zero, -4
0x00003010	0x340900aa	ori \$9,\$0,0x000000aa	11:	ori \$t1, \$zero,0xAA
0x00003014	0x340a00aa	ori \$10,\$0,0x000000aa	12:	or \$t2, \$zero,0xAA
0x00003018	0x012a5826	XOR \$11,\$9,\$10	14:	XOR \$t3, \$t1,\$t2
0x0000301c	0x392a00aa	XORi \$10,\$9,0x00000	15:	XORi \$t2, \$t1,0xAA
0x00003020	0x00096040	sll \$12,\$9,0x00000001	17:	sll \$t4,\$t1, 1
0x00003024	0x00096842	srl \$13,\$9,0x00000001	18:	srl \$t5,\$t1, 1
0x00003028	0x01895826	XOR \$11,\$12,\$9	19:	XOR \$t3, \$t4,\$t1
0x0000302c	0x116b0001	beq \$11,\$11,0x00000	21:	beq \$t3, \$t3, check1
0x00003030	0x08000c0c	j 0x00003030	23: loop:	j loop
0x00003034	0x15800000	bne \$12,\$0,0x00000000	25: check1:	bne \$t4, \$zero, check2
0x00003038	0x01294822	sub \$9,\$9,\$9	27: check2:	sub \$t1, \$t1, \$t1
0x0000303c	0x000a5022	sub \$10,\$0,\$10	28:	sub \$t2, \$zero, \$t2

I/O Test:

we tested here the I/O, we read the data from the switches and copied it to the leds and hexes.



In this example the switches were set to 0x0A.

We can see that the enable control to each I/O is set and the value changes to 0x0A




The code we are running:

_					
Address	Code	Basic			
0x00003000	0x8c0e0818	lw \$14,0x00000818(\$0)	6:	lw	\$t6,0x818
0x00003004	0xac0e0800	sw \$14,0x00000800(\$0)	7:	sw	\$t6,0x800
0x00003008	0xac0e0804	sw \$14,0x00000804(\$0)	8:	sw	\$t6,0x804
0x0000300c	0xac0e0808	sw \$14,0x00000808(\$0)	9:	sw	\$t6,0x808
0x00003010	0xac0e080c	sw \$14,0x0000080c(\$0)	10:	sw	\$t6,0x80C
0x00003014	0xac0e0810	sw \$14,0x00000810(\$0)	11:	sw	\$t6,0x810
0x00003018	0xac0e0814	sw \$14,0x00000814(\$0)	12:	sw	\$t6,0x814

Basic timer test:


Here we tested the clock division in the basic timer.

1. BTCTL = "00000" that's means the the clock should divided by 2



We can see that the BTIFG flag is set every 2 clock cycles.

2. BTCTL = "00001" that's means the the clock should divided by 16



We can see that the BTIFG flag is set every 16 clock cycles.

3. BTCTL = "10001" that's means the the clock should divided by 64




We can see that the BTIFG flag is set every 64 clock cycles. (in yellow we can see half of the clock takes 32 cycles)

Interrupt controller test:

we run this test code:


```
- MEMORY Mapped I/O ----
   #define PORT_LEDG[7-0] 0x800 - LSB byte (Output Mode)
    #define PORT_LEDR[7-0] 0x804 - LSB byte (Output Mode)
#define PORT_HEX0[7-0] 0x808 - LSB byte (Output Mode)
 3
    #define PORT_HEX1[7-0] 0x80C - LSB byte (Output Mode)
    #define PORT_HEX2[7-0] 0x810 - LSB byte (Output Mode)
    #define PORT_HEX3[7-0] 0x814 - LSB byte (Output Mode)
    #define PORT_SW[7-0] 0x818 - LSB byte (Input Mode)
#define PORT_KEY[3-0] 0x81C - LSB nibble (Input Mode)
 8
 a
                        0x820 - LSB byte
10
   #define BTCTL
11
    #define BTCNT
                          0x824 - Word
12
                    0x828 - LSB byte
0x82C - LSB byte
    #define IE
1.3
    #define TFG
14
   #----
15
16
                        .word 0xB71B00
17
              N:
                        .word KEY1_ISR
18
              IV:
                        .word KEY2_ISR
19
20
                        .word KEY3_ISR
21
                         .word BT ISR
22
23
2.4
    .text
             addi $sp,$zero,0x400 # $sp=0x400
25
              addi $t0,$zero,0x3F
26
                                   # BTIP=7, BTSSEL=3, BTHOLD=1
27
              sw $t0,0x820
             sw
28
                   $0,0x824
                                   # BTCNT=0
                  $0,0x0<u></u>
$0,0x828
                                   # IE=0
29
              sw
30
              sw $0,0x82C
                                   # IFG=0
31
              addi $t0,$zero,0x1F
32
              sw $t0,0x820
                                   # BTIP=7, BTSSEL=3, BTHOLD=0
              addi $t0,$zero,0x0F
33
34
              sw $t0,0x828
                                    # IE=0\times0F
35
              ori $k0,$k0,0x01
                                   # $k0[0] uses as GIE
36
37
                  $t0,0x818 # read the state of PORT SW[7-0]
38 L:
              i
                   L
39
40 KEY1_ISR: sw
                   $t0,0x800 # write to PORT_LEDG[7-0]
41
                   $t0,0x804 # write to PORT_LEDR[7-0]
42
                   $t1,0x82C # read IFG
              lw
43
              andi $t1,$t1,0xFFFE
44
              sw
45
                   $t1,0x82C # clr KEY2IFG
46
              jr
                   $ra # reti
47
48 KEY2_ISR: sw
                   $t0,0x808 # write to PORT HEX0[7-0]
                   $t0,0x80C # write to PORT HEX1[7-0]
49
50
                   $t1,0x82C # read IFG
51
              andi $t1,$t1,0xFFFD
52
              sw $t1,0x82C # clr KEY2IFG
53
54
              jr
                   $ra # reti
55
56 KEY3_ISR: sw $t0,0x810 # write to PORT_HEX2[7-0]
57
              sw
                   $t0,0x814 # write to PORT HEX3[7-0]
58
                   $t1,0x82C # read IFG
59
              lw
60
              andi $t1,$t1,0xFFFB
              sw $t1,0x82C # clr KEY31FG
61
62
              jr
                   $ra # reti
63
64 BT_ISR: addi $t0,$t0,1 # $t1=$t1+1
65
                   $t0,0x800 # write to PORT_LEDG[7-0]
66
              lw $t1,0x82C # read IFG
67
              andi $t1,$t1,0xFFF7
68
              sw $t1,0x82C # clr BTIFG
69
70
           jr Sra # reti
```

in the first test we pushed key2, after reaching to the main loop.



we can see the key pressed, and then an INTR is sent to the CPU, we receive back INTA and put the IV (interrupt Vector) address on the address bus. When we finished we call jr command and go back to the main loop.

In the second test we've tested the Basic Timer interrupt (with a very fast clock):



We can see that each time the interrupt finished it return to the loop.

We can see that the Type changed to 0xC.

In the next test we can see all the interrupts of keys 1-3 and the Basic Timer in the wave form of ModelSim:

