CHITKARA UNIVERSITY
HIMACHAL PRADESH

School of Engineering and Technology

Ref. No.: CSOET/CSE/INT/2026/73 **Dated:** 07-04-2026

NOTICE
(Test Announcement Batch : 2024)

Course Code: 24CS016		**Course Title:** Computer System Architecture	
Examination: ST-2		**Max. Marks:** 40	**Duration:** 90 mins
Date of Examination: 14-04-2026	**Time:** 9:30 AM	**Mode of Examination**	Offline Written
Programme & Semester : B.E (CSE), Sem-IV			

Syllabus for Test :

Session No.	Topics
20-21	Central Processing Unit: Introduction, General Register Organization, Stack Organization
22-23	Instruction Format (Three address, Two Address, one address, zero address)
24	Addressing Modes, Data Transfer and Manipulation,
25	Program Control: Status bits, Conditional Branch Instructions
26-27	Program Interrupts & Types, RISC/CISC Characteristics
28	Pipeline Processing and Parallel Processing, Flynn's Classification
29	Pipelining General considerations
30	Arithmetic Pipeline, Floating point addition and subtraction, Instruction Pipeline
31	Input-Output Organization, Peripheral Devices, I/O Interface
32-33	Asynchronous Data Transfer, Strobe control, Handshaking, Asynchronous serial transfer, Asynchronous serial interface, Modes of data Transfer
34	Direct Memory Access (DMA), DMA Controller
35-36	Input-Output Processor (IOP), CPU-IOP Communication
37-38	Memory Organization: Memory Hierarchy, Main Memory (RAM & ROM Chips)
39	Associative Memory: Hardware Organization

Pattern of Question Paper:

Mark(s)	1 Mark MCQ	2 Marks	5 Marks	10 Marks
Total Number of questions	5	6	4	2
Number of questions to be attempted	5	5	3	1

Navneet Kaur

Name of Course Coordinator: Dr. Navneet Kaur **Signature of Course Coordinator**