

Roll Number: \_\_\_\_\_

**Thapar Institute of Engineering & Technology, Patiala, Punjab, India**

**Department of Electronics and Communication Engineering**

M. Tech. (VLSI Design)

Course Code:- PVL207

Semester:- II

Course Name:- Low Power System Design

March 20th, 2024; **MST**

Wednesday, 03:00 P.M. – 05:00 P.M.


Time: 02 hrs., Max. Marks: 30

Name of Faculty: Dr. Mohammad Faseehuddin

**Note: Attempt all questions (Write mathematical expressions to support your answers wherever applicable)**

| Q.No.          | Questions                                                                                                                                                                             | Marks      | CO         | BL        |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|-----------|
| <b>Q.1</b>     | Discuss various sources of power dissipation in CMOS digital circuits. Also, discuss the different types of power dissipation that takes place in a digital IC.                       | <b>(5)</b> | <b>CO1</b> | <b>L2</b> |
| <b>Q.2(a)</b>  | Explain the Sub-threshold leakage in a MOS transistor with proper mathematical expression. How it can be minimized?                                                                   | <b>(3)</b> | <b>CO2</b> | <b>L3</b> |
| <b>Q.2(b)</b>  | Discuss hot electron effect and velocity saturation. What implications do they have on the circuit performance?                                                                       | <b>(2)</b> | <b>CO1</b> | <b>L2</b> |
| <b>Q.3(a)</b>  | Discuss the constant voltage scaling technique. What effect does it have on (i) power dissipation (ii) power density (iii) delay (iv) area (v) $W$ , $L$ , $V_{DD}$ (supply voltage). | <b>(3)</b> | <b>CO2</b> | <b>L2</b> |
| <b>Q.3(b)</b>  | Differentiate between dynamic and static logic circuits. What advantages do dynamic circuits have over static logic circuits?                                                         | <b>(2)</b> | <b>CO2</b> | <b>L3</b> |
| <b>Q.4</b>     | Discuss different techniques to reduce power dissipation of digital circuits in brief.                                                                                                | <b>(5)</b> | <b>CO1</b> | <b>L3</b> |
| <b>Q.5</b>     | Explain Variable threshold voltage CMOS (VTCMOS) approach and multi-threshold-voltage CMOS (MTCMOS) in detail with a design example.                                                  | <b>(5)</b> | <b>CO3</b> | <b>L4</b> |
| <b>Q.6 (a)</b> | Design D latch using CMOS technology and explain its operation.                                                                                                                       | <b>(3)</b> | <b>CO1</b> | <b>L3</b> |
| <b>Q.6 (b)</b> | Design a SR Latch using NOR implementation in CMOS technology.                                                                                                                        | <b>(2)</b> | <b>CO1</b> | <b>L3</b> |

**Bloom's Level wise Marks Distribution**



**Course Outcome wise Marks Distribution**

