Dec 3/12



2 Wait states.

Address Associated with Data.



Read transfer.

② Phases — Address (all control signals should be valid, by master)
+ Data Phase — write (master → slave)
read (slave → master)

→ Master won't change phase if, HREADY = 0.



HREADY = 0, wait state.



For write operations the Manager holds the data stable throughout the extended cycles. For read transfers, the Subordinate does not have to provide valid data until the transfer is about to complete.

lec 4/12



Pipelined Protocol, ($T_1 \to T_2$) data phase for P1., for P2 (1 address +1 data phase)

– Address phase of P2 started in data phase of Packet P1



(Read) (Read) (write) How it is actually happening.

① check for HREADY signal.

Master want start any Phase.

③ Data Phase of 1 Packet can be address phase of other Packet (Pipelined Protocol)

Kapil Tripathi