


Booth's multiplication

$$\begin{array}{r}
 235 \\
 \times 17 \\
 \hline
 1645 \\
 235 \\
 \hline
 3995
 \end{array}
 \quad
 \begin{array}{l}
 m_1 \\
 m_2 \\
 (\ll) \\
 , \text{Addition}
 \end{array}$$



Now based on m_2

① we add something to m_1
& then it goes back to m_1 .

→ Then shift right ⊕ the
thing here

$(1645) \gg$ and add

$$\begin{array}{r}
 010110 \\
 101 \\
 \hline
 010110 \\
 000000 \\
 \hline
 10110
 \end{array}
 \quad \downarrow \text{add.}$$

Then Booth's multiplication

n-bit multiplication

<


skip in case of consecutive

we inspect 2 bits To the Q_i, Q_{i-1}


if same - just shift

$01 \rightarrow$ additn shift

$10 \rightarrow$ sub > shift



$m = n$ -bit multiply
 $Q = n$ -bit multiplier
 $n = n$ -bit temp reg
 $Q - 1 = 1$ bit ff



$$4 \times 5 = 20$$

↑ ↑ multiplicand

(A + M → A) then Rshift -

MSB is not change (shifted back).

$$\begin{array}{r} 1 \ 0 \ 1 \ 0 \\ \times \ 4 \\ \hline 1 \ 0 \ 1 \ 0 \end{array}$$

$$\begin{array}{r} 1 \ 0 \ 1 \ 0 \\ \times \ 5 \\ \hline 1 \ 0 \ 1 \ 1 \ 0 \end{array}$$

$$-10 : m$$

$$13$$

$$-10 \rightarrow (10110)_2$$


$$-m \rightarrow (01010)_2$$

(+10) multiplicand

$$-10 \times 13$$

$$a \rightarrow (01101)_2$$

(+13) multiplier



$$\begin{array}{r} 11101 \\ + 01010 \\ \hline 10111 \end{array}$$

$$\begin{array}{r} 11101 \\ + 01010 \\ \hline 00111 \end{array}$$

20

$\frac{(-31) \times (28)}{\text{Multiplicand}}$

\rightarrow Multiplicand Multiplicand Multiplier

A Q $Q-1$

0000000	0111000	0	M = -31
0000000	0111110	-1	= 11111
0000000	0001111	-2	0000000
0111111	0001111	0	+ 1
0011111	1000111	1	-----
00011110	1100011	1	000001
0000111	1110000	1	-M = 011110
1001000	1110000	1	-----
1100100	0111000	0	M = 01111

(1) $A = A - m$

(2) $m = 100001$


(3) $-m = 011110$

(4) shift

(5) shift


solve.

only 2 Add/Sub — if same $a, a-1$ are just need shift-





$$P_1 - \alpha < \alpha - 1$$

Compare where



$a[0]$ is the first of multiplier
 $q[m-1] - q \text{ minus } 1$





// multiplicand $\rightarrow Q_{-1}, \text{count}$
 // multiplier (Q) Compaision

// Count \rightarrow

load multiplicand
 module BOOTH(ldn, lde, ldm, CLR A, CLR Q, clrf, sftA, sftQ,
 addSub, decr, lcnt, data-in, clk, qm1, eq2),
 input ldn, lde, ldm, CLR A, CLR Q, clrf, sftA, sftQ, addSub, clk;
 input [15:0] data-in;
 output qm1, eq2;
 wire [15:0] A, m, Q, Z;
 wire [4:0] count; — "[4:0]"
 assign eq2 = ~~~lcnt~~ \sim 1 count; // or of all bits
 shift reg AR (A, Z, A[15], clk, ldn, CLR A, sft A);
 shift reg QR (Q, data-in, A[0], clk, lde, CLR Q, sft Q);
 dff CM1 (Q[0], qm1, clk, clrf);
 PIPD MR (data-in, m, clk, ldm);
 ALU AS (Z, A, m, addsub);
 counter CN (count, decr, lcnt, clk);
 endmodule.

```

module shiftreg (data-out, data-in, s-in, clk, ld, clr, sft);
    input s-in, clk, ld, clr, sft;
    input [15:0] data-in;
    output reg [15:0] data-out;
    always @ (posedge clk)
        begin
            if(clr) data-out = 0;
            else if(ld)
                data-out <= data-in;
            else if(sft)
                data-out <= {s-in, data-out[15:1]};
        end
endmodule

```



LSB ↑
MSB ↑

```

module PIP0 (data-out, data-in, clk, load);
    input [15:0] data-in;
    input load, clk;
    output reg [15:0] data-out;
    always @ (posedge clk)
        if(load) data-out <= data-in; // Active load
endmodule

module DFF (d, q, clk, clr);
    input d, clk, clr;
    output reg q;
    always @ (posedge clk)
        if(clr) q <= 0;
        else q <= d;
endmodule

```



OpenSource tools.

Counter.v

tb_counter.v

{
iverilog.
Gtkwave

.lib

{
Yosy8.v
PDK

Area → Power.

X input reg ABC,
•V

GPU

CUDA

FDC	Linting
XDC	
R&R	


ID = Unicore

Pre
Sta

macros


OR


Optm-fsm
Optm-muxel
Set don't use-XOR



Validator

GLS





so this complete should be shifted right
 $\{s.in, \text{data-out}[15:1]\}$;

$\text{data-out} \leftarrow \{s.in, \text{data-out}[15:1]\}$

Module ALU (out, in1, in2, addsub);

input [15:0] in1, in2;

input addsub;

output reg [15:0] out;

always @(*)

begin

if (addsub == 0) out = in1 - in2,

else out = in1 + in2;

end

endmodule.

module counter (data_out, clear, load, clk)

input clear, clk;

output [4:0] data_out;

always @ (posedge clk)

begin

if (load) data_out < 5'b10000;

else if (clear) data_out <= data_out - 1;

end

endmodule.

module controller (lda, ctrA, sflA, lde, curA, sflC, km,
drff, addsub, start, decr, ldone, done,
clk, q⁰, q^{m1});

input clk, q⁰, q^{m1}, start;
output reg lda, ctrA, sflA, lde, curA, sflC,
@lde, drff, addsub, decr, ldone, done;

reg [2:0] state;
Parameter s₀ = 3'b000, s₁ = 3'b001, s₂ = 3'b010, s₃ = 3'b011
s₄ = 3'b100, s₅ = 3'b101, s₆ = 3'b110;

always @ (posedge clk)

begin

case (state)
s₀ : if (start) state <= s₁;
s₁ : state <= s₂;
s₂ : #2 if ({q⁰, q^{m1}} == 2'b01) state <= s₃;
elseif ({q⁰, q^{m1}} == 1'b10) state <= s₄;
else state <= s₅;
s₃ : state <= s₅;
s₄ : state <= s₅;
s₅ : #2 if ({(q⁰, q^{m1}) == 2'b01} & & !eq2)
state <= s₃;

elseif ({(q⁰, q^{m1}) == 2'b10} & & !eq2)
state <= s₄;

elseif (!eq2) state <= s₆;

s₆ : state <= s₆;

default : state <= s₀;

endcase

// blocking assignments whenever state changes
always @ (state)

begin

case (state)

so : begin $chrA = 0$; $ldA = 0$; $sftA = 0$; $chrQ = 0$; $ldQ = 0$;
 $spla = 0$; $ldm = 0$; $chrff = 0$; $done = 0$; $encl$

$s1 : begin chrA = 1$; $chrff = 1$, $ldcnt = 1$; $ldcnt = 1$; $ldm = 1$

encl

$s2 : begin chrA = 0$; $chrff = 0$; $ldcnt = 0$; $ldm = 0$; $ldQ = 1$; encl

$\rightarrow s3 : begin \underline{ldA} = 1$; $\underline{addsub} = 1$; $ldA = 0$, $splA = 0$; $sftQ = 0$;
 $decr = 0$; end.

$s4 : begin \underline{ldA} = 1$, $\underline{addsub} = 0$; $ldQ = 0$; $sftA = 0$; $sftQ = 0$;
 $decr = 0$; end.

$s5 : begin \cancel{sftA = 1}$; $\cancel{sftQ = 1}$
 $sftA = 1$; $sftQ = 1$; $ldA = 0$; $ldQ = 0$; $decr = 1$; end

$s6 : done = 1$;

default : begin $chrA = 0$; $sftA = 0$; $ldA = 0$; $ldQ = 0$; $spla = 0$; end

endcase

end

$s3 \rightarrow A, M, \underline{loadA}, \underline{loadM}, \underline{Addsub}$
 $\cancel{\underline{loadQ}}$

Write TB in a similar way. - gain delay in some places.


Synthesizable Verilog

→ supported by simulation tools

O/P of Combinational logic ckt at time t should depend only upon the inputs at time t.

Rules to be followed

- Avoid technology dependent modeling
- There must be no feedback in the Combinational ckt



Sequential

- if we forget combination (all) in if else / case it will make a latch , (sequential) .

Styles for Synthesizable Combinational logic

- Netlist of Verilog built-in primitives like gate instances

- Combinational UPP.

Continuous assignments

functions

Behavioural statements

Task without wait / delay control

Synthesis Tool May Do optimization

```

module carry (cout,a,b,c) → Cont Assign -
    input a,b,c;
    output cout;
    assign cout = (a & b) | (b & c) | (c & a);
endmodule

```

using Procedural

```

module mux (f,in0,in1,sel);
    input in0,in1,sel;
    output reg f; I/O in always
    always @ (in0 or in1 or sel) block-
        if (sel) f = in1;   { "will use a latch
        else f = in0;

```

endmodule

function - a single O/P

Tasks → More than 1 O/P value

always

```

module fulladder (s, cout, a,b, cin);

```

input a,b, cin;

output reg s, cout;

always @ (a or b or cin)

```

FA (s, cout, a, b, cin);
```

task FA;

output sum, carry;

input A,B,C;

begin

2 sum = A ^ B ^ C;

carry = (A & B) | (B & C) | (C & A);

end

end module and Task

fxn vs Task

-
fxn

Can Call Another fxn

fxn will be executed

in 0 delay.

- cannot contain any delay, event / timing control statement.

-

return a single
value.

Task

can call a fxn
and Task

③

can control event, delay,
timing control statement

~~OP~~

may return more than
value.

-

At least 1 I/O Argument

- To Avoid far Combinational

① Edge dependent event control

② Combination feedback loops

③ Procedural loops with timing are not allowed

④ No delay control's

⑤ No of times I & M looping is allowed (constant)

⑥ fork .. join

wait

disable -

Non Synthesizable constructs

initial

Delay in assignments

time construct

// == & !=

// Fork join

Force release
Variable

active high

active low signals - -b for active low.

-clk

bus - clk

rc

Instruction :

OPCODE	REGS	OPERAND
--------	------	---------

reg [5:0] OPCODE;

reg [0:5] REGS;

reg [15:0] OPERAND;

wire [27:0] INSTR

assign INSTR = {OPCODE, REGS, OPERAND};

Muk 6