




UC 26

Computing GCD.



$$\begin{array}{r} 26 \\ 39 \\ \hline 13 \end{array}$$



$$\begin{array}{c} \frac{A}{26} < \frac{B}{65} \\ 26 < 39 (65 - 26) \\ 26 > 13 (39 - 26) \\ 13 = 13 \\ // \\ 13 \text{ Required GCD.} \end{array}$$




Control Path



at S₄

— If $A < B$

$x = B$



module GCD-datalpath(gl, lt, eq, lDA, lDB, sel1, sel2, sel-in,
 data-in, clk);

input lDA, lDB, sel1, sel2, sel-in, clk;

input .[15:0] data-in;

output gl, lt, eq;

wire [.15:0] Aout, Bout, x1y, Bus, subout; *{intermediate
wires}*

PIPE A (Aout, Bus, lDA, clk);

PIPE B (Bout, Bus, lDB, clk);

MUX mux-in1(x, Aout, Bout, sel1);

MUX mux-in2(y, Aout, Bout, sel2);

MUX SUB subout (Bus, subout, data-in, sel-in);

COMPARE comp (lt, gt, eq, Aout, Bout);

endmodule.

- // its wiring O/P -> I/P.

Cont->12

(1a)

```
module PIP0 (data_out, data_in, load, clk);
    input [15:0] data_in;
    input load, clk;
    output reg [15:0] data_out;
    always @ (posedge clk)
        if(load) data_out <= data_in;

```

//A/Bout //Bus

endmodule.

```
module SUB (out, in1, in2);
    input [15:0] in1, in2;
    output reg [15:0] out;
    always @ (*)
        out = in1 - in2;

```

endmodule

```
module compare (lt, ge, eq, data1, data2);
    input [15:0] data1, data2;
    output lt, ge, eq;
    assign lt = data1 < data2;
    assign ge = data1 > data2;
    assign eq = data1 == data2;

```

endmodule

```
module MUX (out, in0, in1, sel);
    input [15:0] in0, in1;
    input sel;
    output [15:0] out;
    assign out = sel ? in1 : in0;

```

↓
true false

endmodule

module controller(laA, laB, sel1, sel2, sel-in, done, clk,
lt, gt, eq, start);
input clk, lt, gt, eq, start;
output reg [2:0] sel1, sel2, sel-in, done;
reg [2:0] state;
Parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
s3 = 3'b011, s4 = 3'b100, s5 = 3'b101

always @ (posedge clk)

begin

case (state)
s0: if (start) state <= s1;
s1: state <= s2;
s2: #2 if (eq) state <= s5;
elsif (lt) state <= s3;
elsif (gt) state <= s4;
s3: #2 if (eq)

s4:

s5: state <= s5;

default : state <= s0;

endcase

end

—

always @ (state)

begin

case (state)

so: begin selin = 1;

ldA = 1;

ldB = 0; done = 0; end ← I have shown

s1: begin sel-in = 1; ldA = 0; ldB = 1; end

// in so I have shown done = 0. like

// s2 s1'

s2: if (eq) done = 1;

else if (lt) begin

sel1 = 1; sel2 = 0; sel-in = 0;

#1 ldA = 0; ldB = 1;

end

"

else if (gt) begin

" a > b

sel1 = 0; sel2 = 1; sel-in = 0;

#1 ldAA = 1; ldB = 0;

end

s3: if (eq) done = 1; A < B

else if (lt) begin

sel1 = 1; sel2 = 0; sel-in = 0;

#1 ldA = 0; ldB = 1;

end

else if (gt) begin

sel1 = 0; sel2 = 1; sel-in = 0;

#1 ldAA = 1; ldB = 0;

end

P
Result will goto A

S4 : —

ss: begin

done = 1; sel1 = 0; sel2 = 0; idA = 0;

ddB = 0;

end

default : begin idA = 0; ddB = 0; end

endcase

end

endmodule

TB @ 21:00

2 way block running in ||