



Multiplication by Repeated Addition




- ① 3 Reg's.
- ② Adder
- ③ Down Counter
- ④ Comparator checks for 0.

first datapath


then fsm & control Path



DATA PATH.



Control
Path:-



S₀


S₁

S₂

S₃

loading in A

loading in B
as 0
we can
clear P.



(2)

```

module mul datapath (eq2, lda, ldb, ldp, clrP, decB, data_in, clk);
    input lda, ldb, clrP, decB, clk;
    input [15:0] data_in;
    output eq2;
    wire [15:0] x, y, z, Bout, Bus;

    PIPO1 A (x, Bus, lda, clk);           // Reg1
    PIPO2 B (y, z, ldp, clrP, clk);       // Reg2
    CNTR C (Bout, Bus, ldb, decB, clk);   // Counter
    ADD D (z, x, y);                     // Adder
    EQ2 E comp (eq2, Bout);               // Comparator

```

end module.

// I can code them in structural level as well

~~ABCD~~ Observation:

(4)

```
module PIPO1 ( dout, din, id, clk );
    input wire [15:0] din;
    input id;
    output reg [15:0] dout;
    always @ (posedge clk)
        if (id) dout <= din;
endmodule
```

// input gl's loadкл
// if load is active

```
module ADD ( out, in1, in2 );
    input [15:0] in1, in2;
    output reg [15:0] out;
    always @(*)
        out = in1 + in2;
endmodule
```

```
module PIPO2 ( dout, din, id, dr, clk );
    input . [15:0] din;
    input id, dr, clk;
    output reg [15:0] dout;
    always @ (posedge clk)
        if (dr) dout <= 16'b0;
        else if (id) dout <= din;
endmodule
```

```
module EQ2 ( eq2, data );
    input [15:0] data;
    output eq2;
    assign eq2 = (data == 0);
endmodule
```

// Consider NOR

```

module CNTR (dout, din, ld, dec, clk);
    input [15:0] din;
    input ld, dec, clk;
    output reg [15:0] dout;
    always @ (posedge clk)
        if (ld) dout <= din;
        else if (dec) dout <= dout - 1;
endmodule

```

// Coding the Controller (fsm)

~~IP → done eqz~~

```

module controller (ldA, ldB, ldp, clrP, decB, done, clk, eq2, start);
    // will be generating the signals -
    // LD A, LD B, dpp, dRP, dec B, done - o/P of controller
    // IP → clk, eq2, start;
    // eq2 coming from data Path
    // start coming from outside
    // all have 5 states 0 → 4

```

000	5 states
001	
100	
111	
010	

```

input clk, eq2, start;
output reg ldA, ldB, ldp, clrP, decB, done;
reg [2:0] state;
parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
           s3 = 3'b011, s4 = 3'b100;

```

always @ (posedge clk)

begin

case (state)

s0 : if (start) state <= s1;

s1 : state <= s2;

s2 : state <= s3;

s3 : #12 if (eq2) state <= s4;

s4 : state <= s4;

// delay for the purpose

// sync

end end case

default : state <= s0;

// Now To generate signals -

always @ (state)

begin

case (state)

s0 : begin #1 LDA=0; LDB=0; LDP=0; CRP=0;

dec B=0; endl

(P=0)

S1: begin #1 LDA=1; endl

S2: begin #1 LDA=0; LDB=1; CRP=1; endl;

S3: begin #1 LDB=0; LDP=1; CRP=0;

dec B=0; endl.

S4: begin #1 done=1; LDB=0; LDP=0; dec B=0 endl

default: begin #1 LDA=0; LDB=0; LDP=0; CRP=0;

dec B=0; endl

endcase

end

endmodule

