

|    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1. | Explain hierarchical memory organization in computer systems. Discuss inclusion, coherence, and locality properties.                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 2. | Discuss memory management techniques used in virtual memory systems. Explain paging and segmentation with examples.                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 3. | Explain coherence problems in shared memory systems. Discuss cache coherence protocols in multiprocessor systems.                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 4  | Explain the concept of Instruction-Level Parallelism (ILP). Discuss various techniques used to increase ILP                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 5  | Compare superscalar, super-pipelined, and VLIW processor architectures with suitable block diagrams.                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 6  | Explain Flynn's taxonomy of parallel architectures with suitable examples.                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 7  | Discuss centralized shared-memory multiprocessor architecture. Explain synchronization techniques used in shared-memory systems.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 8  | Explain distributed shared-memory architecture in detail. Discuss its advantages, limitations, and applications.                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 9  | Discuss different interconnection networks used in multiprocessor architectures. Compare bus, crossbar, multistage, and hypercube networks.                                                                                                                                                                                                                                                                                                                                                                                                           |
| 10 | Explain the design of a multicycle RISC processor and discuss how pipelining improves processor performance. Also explain different hazards and their handling techniques.                                                                                                                                                                                                                                                                                                                                                                            |
| 11 | Explain the role of memory hierarchy in improving system performance. Discuss cache coherence, virtual memory, and replacement policies.                                                                                                                                                                                                                                                                                                                                                                                                              |
| 12 | Discuss the impact of pipeline depth on processor performance. Explain the associated challenges and optimization methods.                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 13 | Design considerations for high-performance processors include pipelining, cache hierarchy, ILP, and multiprocessing. Discuss these aspects in detail with suitable examples.                                                                                                                                                                                                                                                                                                                                                                          |
| 14 | Explain processor organization and architectural overview of modern computer systems. Discuss the role of ALU, control unit, registers, buses, and memory hierarchy.                                                                                                                                                                                                                                                                                                                                                                                  |
| 15 | Explain data hazards in pipelined processors with suitable timing diagrams. Discuss forwarding, stalling, and pipeline interlocking techniques.                                                                                                                                                                                                                                                                                                                                                                                                       |
| 16 | <p>Find ILP in Given Instruction Sequence. Consider the following instructions:</p> <p>I1: <math>R1 = R2 + R3</math><br/> I2: <math>R4 = R1 + R5</math><br/> I3: <math>R6 = R7 + R8</math><br/> I4: <math>R9 = R6 + R10</math><br/> I5: <math>R11 = R12 + R13</math><br/> I6: <math>R14 = R1 + R6</math></p> <p>a) Identify all data dependencies.<br/> b) Draw the dependency graph.<br/> c) Find the maximum instruction-level parallelism.<br/> d) Arrange the instructions into minimum execution cycles assuming unlimited functional units.</p> |
| 17 | <p>Given:</p> <p>I1: <math>A = B + C</math><br/> I2: <math>D = E + F</math><br/> I3: <math>G = A + D</math><br/> I4: <math>H = G + I</math><br/> I5: <math>J = K + L</math><br/> I6: <math>M = J + H</math></p> <p>Assume each instruction takes one cycle.</p>                                                                                                                                                                                                                                                                                       |

|    |                                                                                                                                                                                                                                                                                                                                                               |
|----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    | <p>Find: a) Which instructions can execute in parallel?<br/> b) Minimum number of cycles required.<br/> c) Average ILP.</p>                                                                                                                                                                                                                                   |
| 18 | <p>Consider:<br/> I1: ADD R1, R2, R3<br/> I2: SUB R4, R1, R5<br/> I3: MUL R6, R4, R7<br/> I4: ADD R8, R2, R3<br/> I5: SUB R9, R8, R6</p> <p>Identify:<br/> a) RAW hazards<br/> b) WAR hazards<br/> c) WAW hazards<br/> d) Instructions that can be reordered safely.</p>                                                                                      |
| 19 | <p>Given the following instruction sequence:</p> <p>I1: R1 = R2 + R3<br/> I2: R2 = R4 + R5<br/> I3: R6 = R1 + R7<br/> I4: R8 = R2 + R9<br/> I5: R10 = R11 + R12<br/> I6: R13 = R10 + R14</p> <p>Find:</p> <p>a) True dependencies<br/> b) Anti-dependencies<br/> c) Output dependencies<br/> d) Maximum parallel groups.</p>                                  |
| 20 | <p>Assume:</p> <ul style="list-style-type: none"> <li>• ADD latency = 1 cycle</li> <li>• MUL latency = 3 cycles</li> <li>• LOAD latency = 2 cycles</li> </ul> <p>Instruction sequence:</p> <p>I1: LOAD R1, 0(R2)<br/> I2: ADD R3, R1, R4<br/> I3: MUL R5, R3, R6<br/> I4: ADD R7, R8, R9<br/> I5: MUL R10, R7, R11<br/> I6: ADD R12, R5, R10</p> <p>Find:</p> |

|    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    | <p>a) Data dependency graph<br/> b) Number of stalls without scheduling<br/> c) Optimized instruction schedule<br/> d) Total execution cycles after scheduling.</p>                                                                                                                                                                                                                                                                                                                                                   |
| 21 | <p>A pipeline has 5 stages with delays:</p> <p>S1 = 4 ns<br/> S2 = 6 ns<br/> S3 = 8 ns<br/> S4 = 5 ns<br/> S5 = 7 ns</p> <p>Pipeline register delay = 1 ns.</p> <p>Calculate:</p> <p>a) Pipeline cycle time<br/> b) Time to execute 50 instructions<br/> c) Non-pipelined time for 50 instructions<br/> d) Speedup.</p>                                                                                                                                                                                               |
| 22 | <p>A pipelined processor has ideal CPI = 1. The instruction mix is:</p> <ul style="list-style-type: none"> <li>• 30% load instructions</li> <li>• 20% branch instructions</li> <li>• 50% ALU instructions</li> </ul> <p>Assume:</p> <ul style="list-style-type: none"> <li>• 40% of loads cause 1 stall cycle</li> <li>• 50% of branches cause 2 stall cycles</li> </ul> <p>Find:</p> <p>a) Average stall cycles per instruction<br/> b) Effective CPI<br/> c) Speedup over non-pipelined processor with CPI = 5.</p> |
| 23 | <p>A 5-stage pipeline uses a single memory for both instruction fetch and data access. Load/store instructions are 40% of total instructions. Each load/store causes one structural stall.</p> <p>For 1,000 instructions, find:</p>                                                                                                                                                                                                                                                                                   |

|    |                                                                                                                                                                                                                                                                                                                             |
|----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    | a) Number of structural stalls<br>b) Total cycles<br>c) Effective CPI.                                                                                                                                                                                                                                                      |
| 24 | <p>Identify Addressing Modes</p> <p>Identify the addressing mode used in each instruction.</p> a) MOV R1, R2<br>b) MOV R1, #25<br>c) MOV R1, 2000<br>d) MOV R1, (R2)<br>e) MOV R1, 20(R2)<br>f) MOV R1, @(R2)+<br>g) JMP LOOP<br>h) ADD R1, R2, R3                                                                          |
| 25 | <p>Calculate Effective Address. Assume: R1 = 1000</p> <p>R2 = 2000</p> <p>Memory[1000] = 5000</p> <p>Memory[2000] = 7000</p> <p>Memory[2020] = 9000</p> <p>PC = 4000</p> <p>Find the effective address and operand value for:</p> a) MOV R3, (R1)<br>b) MOV R3, 20(R2)<br>c) MOV R3, #50<br>d) MOV R3, @R1<br>e) JMP 40(PC) |