## Zakhary Kaplan

☑ me@zakhary.dev | ❷ zakhary.dev | ऻ in/zakhary | ♠ kaplanz

<u> miewzaknary.uev   W zaknary.uev   m m/zaknary   W kapianz</u>	
Education	
BASc in Computer Engineering   University of Toronto Sep 2018 – Jun 2	023
• Obtained 3.89/4.0 GPA. Course average 88%.	
• Conferred High Honours upon graduation; Dean's List Scholar for all semesters.	
• Completed certificates in <i>Artificial Intelligence</i> and <i>Engineering Business</i> .	
Work	
FPGA Architect   Altera (formerly Intel)  Jul 2023 - Pres	ent
• Designed workflow and toolkit for analyzing fabric routing delays in SPICE using raw netlist data at transistor le	vel.
• Modelled FPGA fabric clock-tree self-balancing delay blocks; workflow tracks nightly regressions in RTL.	
• Explored feasibility of proposed changes to routing fabric informed by modelling performance impact.	
<b>Teaching Assistant</b>   University of Toronto Aug 2022 – May 2	023
• ECE243 Computer Organization: ARM v7 assembly for Cortex A9, Verilog soft-core CPUs, embedded programmic	_
• ECE244 <i>Programming Fundamentals</i> : C++ language, object-oriented programming, data structures, and complexity	ty.
Computer Architect   Qualcomm May 2021 – Aug 2	022
• Created transaction level model for cache prefetcher used by IPs within Snapdragon's digital signal processor (Di	SP).
• Worked on architecture specification for multi-level cache system informed by data-driven simulation results.	
• Lead exploration of high-level synthesis (HLS) workflows within architecture team.	
Software Developer   Geomechanica Inc.  May 2020 – Aug 2	
• Developed and tested geomechanical simulation features in C++/Qt, including: CAD editor, rendering, and licenses	
ML/AI Researcher   University of Toronto  May 2019 – Aug 2	019
<ul> <li>Applied ML to extract topics from tweets using NLP sentiment analysis with TensorFlow on BERT and XLNet.</li> <li>Researched distributed ML via federated learning in PyTorch; coauthored IEEE INFOCOM paper on findings.</li> </ul>	
Publications	
• Optimizing Federated Learning on Non-IID Data with Reinforcement Learning  IEEE INFOCOM 2	020
Hao Wang, <u>Zakhary Kaplan,</u> Di Niu, Baochun Li.	
Projects	
• Game Boy Emulator: Hardware emulator of the DMG-01 Game Boy, including a cycle accurate SM83 (Z80-derivati	ve)
CPU model. Includes native (macOS/Linux/Windows), iOS, and web frontends. Contains over 30kloc.	@
• Dynamic DNS Client: Daemon for periodically querying and updating DNS server records.	@
• Dotfiles: Workspace configuration with portable installer script; supports git, nvim, tmux, zsh, and more.	@
• 16-bit ISA: Designed 16-bit ISA for theoretical CPU; used Huffman coding to improve instruction density.	@
• 16-bit CPU: Verilog implementation with distinct control/data paths; compiled for DE1-SoC FPGA board.	
• Mapper: NP-complete graph problem solver (travelling salesman) using meta-heuristics and simulated annealing	<b>z</b> .

- **Software**: Algorithms & Data Structures (A+), Operating Systems (A+), Compilers (A+), Networks (A-), Security (A+).
- Hardware: Digital Systems (A+), Computer Organization (A+), Computer Architecture (A-), Digital Electronics (A+).
- Engineering: Machine Learning (A), Signals & Systems (A), Control Theory (A-).

Relevant Courses \_\_\_\_\_

• Mathematics: Linear Algebra (A+), Complex Analysis (A+), Multivariate Calculus (A), Probability (A).