

VHDL-programmering för inbyggda system Välkommen

- Introduktion till process begreppet
- Variabler i VHDL
- IF och CASE syntax



Copyright © AGSTU AB. All rights reserved

1

VHDL Model - Concurrent Signal Assignments LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; • The signal assignments execute in parallel, and therefore the order we list the ENTITY cmpl_sig is statements should not affect the outcome PORT (a, b, sel: IN STD_LOGIC; x, y, z : OUT STD_LOGIC **ENTITY** END ENTITY cmpl_sig; ARCHITECTURE ARCHITECTURE logic OF cmpl sig IS a -x> -- Simple signal assignment x <= (a AND NOT sel) OR (b AND sel); sel -- Conditional signal assignment y <= a WHEN sel='0' ELSE -W **b** b; -- Selected signal assignment sel WITH sel SELECT z <= a WHEN '0', -Z> b WHEN '1', 'X' WHEN OTHERS; sel ¦sel **END ARCHITECTURE** logic; AGSTU Copyright © AGSTU AB. All rights reserved **Utbildning**

Why use Process

- More design space
 - Sequential execution
 - State machine design
 - Structural design
 - Synchronous design
 - **–**





Copyright © AGSTU AB. All rights reserved

3


PROCESS Statement

- An architecture can have multiple process statements
- Declaration section allows declaration of local objects and names
- Process contents consist of sequential statements





Multi-Process Architectures



- Each process executes in parallel with other processes
 - Order of process blocks does not matter
- Within a process, the statements are executed sequentially
 - Order of statements within a process does matter
- **MULTIPROCESSING SYSTEM!**
 - Be careful!



Copyright © AGSTU AB. All rights reserved


Variable Declarations

- Variables are declared inside a process
- Variables are represented by: :=
- Variable declaration

VARIABLE <name>: <DATA_TYPE>:= <value>;

Variable temp: STD LOGIC VECTOR (7 DOWNTO 0);

- Variable assignments are updated immediately
 - Do not incur a delay





Assigning Values to Variables


VARIABLE temp: STD_LOGIC_VECTOR (7 DOWNTO 0);


- Variable assignments are represented by :=
- Examples

 Use double-quotes ("") to assign multi-bit values and singlequotes ('') to assign single-bit values





Copyright © AGSTU AB. All rights reserved






Signals vs. Variables			
I		Signals (<=)	Variables (:=)
	Assign	assignee <= assignment	assignee := assignment
	Scope	Architecture scope (communicate between processes within architecture)	Local Scope (inside processes)
	Behavior	Updated at end of current delta cycle (new value not immediately available)	Updated immediately
AGSTU Copyright © AGSTU AB. All rights reserved 10			







Sequential Statements


- Indicate behavior and express order
- Must be used inside explicit processes
- Sequential statements
 - IF-THEN statement
 - CASE statement
 - Looping statements
 - WAIT statements

Note: Simple signal assignment is considered both a sequential statement and a concurrent statement



Copyright © AGSTU AB. All rights reserved

14




IF-THEN Statements


- Conditions are evaluated in order from top to bottom
 - Prioritization
- The first condition that is true causes the corresponding sequence of statements to be executed
- If all conditions are false, then the sequence of statements associated with the "ELSE" clause is evaluated



Copyright $\ensuremath{\mathbb{C}}$ AGSTU AB. All rights reserved

16





CASE Statement

- Conditions are evaluated at once
 - No prioritization
- All possible conditions must be considered
- WHEN OTHERS clause evaluates all other possible conditions that are not specifically stated



Copyright © AGSTU AB. All rights reserved


19

CASE Statement

Similar to selected signal assignment

Implicit Process

WITH sel SELECT q <= a WHEN "00", b WHEN "01", c WHEN "10", d WHEN OTHERS;



Explicit Process

```
PROCESS (sel, a, b, c, d)

BEGIN

CASE sel IS

WHEN "00" =>

q <= a;

WHEN "01" =>

q <= b;

WHEN "10" =>

q <= c;

WHEN OTHERS =>

q <= d;

END CASE;

END PROCESS;
```

Copyright $\ensuremath{\mathbb{C}}$ AGSTU AB. All rights reserved

20

Copyright © AGSTU AB. All rights reserved

Utbildning

VHDL for test bench Simulation



Copyright © AGSTU AB. All rights reserved

2

Signal Assignment – Delay ONLY for test bench

- Signal assignments can delay updating their target by using a delay construct
- Signal assignments can incur delay
 - Two types of delays
 - Inertial delay (default)
 - Schedules output to be changed after delay passes unless input changes again
 - Input must remain stable while delay expires

a <= b AFTER 10 ns;

← identical statements

a <= INERTIAL b AFTER 10 ns;

- Transport delay
 - Always schedules output to be changed after delay passes
 - » Any transition on input transmitted to output (i.e. transmission line)

c <= TRANSPORT d AFTER 10 ns



VHDL boken sidan 50-51

Copyright © AGSTU AB. All rights reserved

22

The test bench in "uppgift" init: PROCESS -- variable declarations BEGIN KEY <= "000"; WAIT FOR 100ns; KEY <= "001"; WAIT FOR 100ns; KEY <= "010"; Only for simulation! WAIT FOR 100ns; KEY <= "111"; WAIT FOR 100ns; WAIT; **END PROCESS init; AGSTU** Copyright © AGSTU AB. All rights reserved Utbildning

