

VHDL- programmering för inbyggda system Välkommen!

- Std logic
- Integer type
- Different standard types
- Type Conversion, ieee.numeric_std.all
- Conversion Functions
- Example Puls generation



Copyright © AGSTU AB. All rights reserved www.agstu.com

.

Arithmetic operations

Synthesizable arithmetic operations:

- Addition, +
- Subtraction, -
- Comparisons, >, >=, <, <=
- Multiplication, *
- Division by a power of 2, /2**6 (equivalent to shift)
- Shifts by a constant, SHL, SHR



Copyright © AGSTU AB. All rights reserved www.agstu.com

Unsigned and signed types Unsigned type - Value 0 to 2^{n} 1 Signed type - Value -2⁽ⁿ⁻¹⁾to 2⁽ⁿ⁻¹⁾-1 Usage similar to std_logic_vector: signal A_unsigned : unsigned(3 downto 0); signal B_signed : signed (3 downto 0); signal C_slv : std_logic_vector (3 downto 0); A_unsigned <= "1111" ; = 15 decimal

= -1 decimal

= 15 decimal only if using

B_signed <= "1111" ;

C_slv

<= "1111" ;


Copyright © AGSTU AB. All rights reserved


www.agstu.com



```
Addition of Unsigned Numbers
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.numeric std.all;
 ENTITY adder16 IS
     PORT (X, Y
                             : IN
                                       UNSIGNED(15 DOWNTO 0);
              S
                              : OUT
                                       UNSIGNED (15 DOWNTO 0));
 END adder16;
 ARCHITECTURE Behavior OF adder16 IS
                                                           00000000000000.....00000000000000111
 BEGIN
      Sum \leq X + Y;
 END Behavior;
AGSTU
                            Copyright © AGSTU AB. All rights reserved
                                   www.agstu.com
```

Utbildning





Integer Types

Operations on signals (variables) of the integer types:

INTEGER, NATURAL,

and their sybtypes, such as

TYPE day_of_month IS **RANGE 1 TO 31**; are synthesizable in the range

-(2^{31} -1) .. 2^{31} -1 for INTEGERs and their subtypes 0 .. 2^{31} -1 for NATURALs and their subtypes



Copyright © AGSTU AB. All rights reserved www.agstu.com

Typing motivation

- Standard
 - boolean true, false
 - character 191 / 256 characters
 - integer -(2³¹ -1) to (2³¹ 1)
 - real -1.0E38 to 1.0E38
 - time 1 fs to 1 hr
 - Signed, unsigned
 - **–**
- Strong Typing = Strong Error Checking Built into the Compiler
 - Less debugging



Copyright © AGSTU AB. All rights reserved www.agstu.com

Type Conversion, ieee.numeric_std.all

Declarations

- signal A_unsigned_vector : unsigned (7 downto 0) ;
- signal Unsigned_int : integer range 0 to 255 ;
- signal B_signed_vector : signed(7 downto 0) ;
- signal Signed_int : integer range -128 to 127;

Type Conversion

- Unsigned_int <= TO_INTEGER (A_unsigned_vector);</pre>
- Signed_int <= TO_INTEGER (B_signed_vector);</pre>
- A_unsigned_vector <= TO_UNSIGNED (Unsigned_int, 8);
- B_signed_vector <= TO_SIGNED (Signed_int, 8);</pre>



Copyright © AGSTU AB. All rights reserved www.agstu.com

Conversion Functions, ieee.numeric std.all

function TO_INTEGER (ARG: UNSIGNED) return NATURAL;

- -- Result subtype: NATURAL. Value cannot be negative since parameter is an
- -- UNSIGNED vector.
- -- Result: Converts the UNSIGNED vector to an INTEGER.

function TO_INTEGER (ARG: SIGNED) return INTEGER;

- -- Result subtype: INTEGER
- -- Result: Converts a SIGNED vector to an INTEGER.

function TO_UNSIGNED (ARG, SIZE: NATURAL) return UNSIGNED;

- -- Result subtype: UNSIGNED(SIZE-1 downto 0)
- -- Result: Converts a non-negative INTEGER to an UNSIGNED vector with
- -- the specified SIZE.

function TO_SIGNED (ARG: INTEGER; SIZE: NATURAL) return SIGNED;

- -- Result subtype: SIGNED(SIZE-1 downto 0)
- -- Result: Converts an INTEGER to a SIGNED vector of the specified SIZE.



Copyright © AGSTU AB. All rights reserved www.agstu.com

.0

Conversion Functions, std_logic_arith

function CONV_INTEGER(ARG: INTEGER) return INTEGER; function CONV_INTEGER(ARG: UNSIGNED) return INTEGER; function CONV_INTEGER(ARG: SIGNED) return INTEGER; function CONV_INTEGER(ARG: STD_ULOGIC) return SMALL_INT;

function CONV_UNSIGNED(ARG: INTEGER; SIZE: INTEGER) return UNSIGNED; function CONV_UNSIGNED(ARG: UNSIGNED; SIZE: INTEGER) return UNSIGNED; function CONV_UNSIGNED(ARG: SIGNED; SIZE: INTEGER) return UNSIGNED; function CONV_UNSIGNED(ARG: STD_ULOGIC; SIZE: INTEGER) return UNSIGNED;

function CONV_SIGNED(ARG: INTEGER; SIZE: INTEGER) return SIGNED; function CONV_SIGNED(ARG: UNSIGNED; SIZE: INTEGER) return SIGNED; function CONV_SIGNED(ARG: SIGNED; SIZE: INTEGER) return SIGNED; function CONV_SIGNED(ARG: STD_ULOGIC; SIZE: INTEGER) return SIGNED;

function CONV_STD_LOGIC_VECTOR(ARG: INTEGER; SIZE: INTEGER) return STD_LOGIC_VECTOR; function CONV_STD_LOGIC_VECTOR(ARG: UNSIGNED; SIZE: INTEGER) return STD_LOGIC_VECTOR; function CONV_STD_LOGIC_VECTOR(ARG: SIGNED; SIZE: INTEGER) return STD_LOGIC_VECTOR; function CONV_STD_LOGIC_VECTOR(ARG: STD_ULOGIC; SIZE: INTEGER) return STD_LOGIC_VECTOR;



Copyright © AGSTU AB. All rights reserved www.agstu.com

11

Conversion functions

Good to have that lazybones

		numeric_std	std_logic_arith
	Тур	e Conversion	
std_logic_vector	-> unsigned	unsigned (afg)	unsigned (afg)
std_logic_vector	-> signed	signed(arg)	signed(a/g)
unsigned	-> std_logic_vector	std_logic_vector(afg)	std_logic_vector(arg)
signed	-> std_logic_vector	std_logic_vector(afg)	std_logic_vector(arg)
integer	-> unsigned	to_unsigned(arg,size)	conv_unsigned(arg, size)
integer	-> signed	to_signed(arg, size)	conv_signed(arg, size)
unsigned	-> integer	to_integer(arg)	conv_integer(afg)
signed	-> integer	to_integer(afg)	conv_integer(arg)
integer	-> std_logic_vector	integer -> unsigned/signed -> std_logic_vector	
std_logic_vector	-> integer	std_logic_vector->unsigned/signed->integer	
unsigned + unsigned-> std_logic_vector		std_logic_vector (arg1 + arg2)	arg1 + arg2
signed + signed	-> std_logic_vector	std_logic_vector (arg1 + arg2)	arg1 + arg2
		Resizing	
unsigned		resize (arg, size)	conv_unsigned (arg, size)
signed		resize (arg, size)	conv_signed (arg, size)



From: http://dz.ee.ethz.ch/support/ic/vhdl/vhdlsources.en.html

Copyright © AGSTU AB. All rights reserved www.agstu.com

"Puls" - Example

Specification

-- Clock out pulses (LEDR[0]), every 40 clock cycles following frame.

-- 0 10 30 35 40



Copyright © AGSTU AB. All rights reserved www.agstu.com

13


```
library ieee;
use ieee.std_logic_1164.all;


entity pulser is
port (
reset_n, CLOCK_50 : in std_logic; -- reset_n kopplas till SW[17]
LEDR : out std_logic_vector(0 downto 0)
);
end entity;


Copyright © AGSTU AB. All rights reserved
```


Utbildning


```
architecture rtl of pulser is
   signal count_local: integer range 0 to 40;
   begin
   process (CLOCK_50, reset_n)
   begin
                if reset_n = '0' then
                              LEDR(0) <= '0';
                elsif (rising_edge(CLOCK_50)) then
                -- Clock out pulses (LEDR[0]), every 40 clock cycles following frame.
                                                35 40
                -- 0
                              if count_local >= 40 then
                                          count_local <= 0;
                              else
                                           count_local <= count_local + 1;
                              end if;
                              if
                                           count_local = 10 or (count_local > 30 and count_local < 40) then
                                           LEDR(0) <= '0';
                              else
                                           LEDR(0) <= '1';
                              end if;
                              end if;
                end process;
   end rtl;
                                          Copyright © AGSTU AB. All rights reserved
Utbildning
                                                      www.agstu.com
```













Unsigned - Unsigned = Signed?

- signal X_uv, Y_uv : unsigned (6 downto 0);
- signal Z_sv : signed (7 downto 0);
- . . .
- Z_sv <= signed('0' & X_uv) signed('0' & Y_uv);



Copyright © AGSTU AB. All rights reserved www.agstu.com