
VHDL programmering för inbyggda system Välkommen

- Introduktion till synkron process
- Asynkron och synkron reset (clear, initiering..)
- VHDL syntax f
 ör RAM och ROM

Version	Date	Responsible	Description
0.0	2011	LL&Mia	Preliminary version
1.0	2015	LL	Some bug fix



Design constructions





Signal and Variable Scope

ARCHITECTURE

{SIGNAL declarations}

label1: PROCESS

{VARIABLE Declarations}

label2: PROCESS

{VARIABLE Declarations}

Declared outside of the process statements (Visible to all process statements)

Signals get updated at the end of the delta cycle
Variables direct (delta cycle)

Declared inside the PROCESS statements (locally visible to the process statements)



IF-THEN Statements

```
PROCESS (sela, selb, a, b, c)
BEGIN

IF sela='1' THEN

q <= a;

ELSIF selb='1' THEN

q <= b;

ELSE

q <= c;

END IF;

END PROCESS;
```



CASE Statement

```
PROCESS (sel, a, b, c, d)
BEGIN
   CASE sel IS
      WHEN "00" =>
         q <= a;
      WHEN "01" =>
         q <= b;
      WHEN "10" =>
         q <= c;
      WHEN OTHERS =>
         q \le d;
   END CASE;
END PROCESS;
```



Null - commando

Null do "nothing"

```
architecture VHDL_kod of VHDL_komp is
signal A:std_logic_vector(1 downto 0);
begin
min_process: process(A)
begin
case A is
when "01" => q <= '1';
when "11" => q <= '0';
when others => null;
end case;
end process;
end VHDL_kod;
```



Kombinatoriska processer

- Samtliga insignaler finnas i <sensitivity_list>.
- Samtliga utsignaler från processer ska alltid tilldelas ett värde varje gång den exekveras.

```
library IEEE;
use IEEE.std logic 1164.all;
entity VHDL komp is
port(A,B: in std logic;
    C: out std_logic);
end VHDL komp;
architecture VHDL kod of VHDL komp is
begin
         min proc: process(A,B)
         begin
                  C <= A and B;
         end process;
end VHDL kod;
```



Equivalent Functions?? YES

```
LIBRARY IEEE;
LIBRARY IEEE;
                                                     USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD LOGIC 1164.ALL;
                                                     ENTITY simp prc IS
ENTITY simp IS
                                                         PORT (
    PORT (
                                                             a,b: IN STD LOGIC;
        a, b: IN STD LOGIC;
                                                             y: OUT STD_LOGIC
        y: OUT STD_LOGIC
                                                     END ENTITY simp prc;
END ENTITY simp;
                                                     ARCHITECTURE logic OF simp prc IS
ARCHITECTURE logic OF simp IS
                                                         SIGNAL c : STD LOGIC;
    SIGNAL c : STD_LOGIC;
                                                     BFGIN
BFGIN
                                                          process1: PROCESS (a, b)
    c <= a AND b;
                                                          BEGIN
    y <= c;
                                                                c <= a AND b;
END ARCHITECTURE logic;
                                                          END PROCESS process1;
                                                          process2: PROCESS (c)
c AND y get executed and updated in parallel
                                                          BEGIN
at the end of the process within one
                                                                y <= c;
simulation cycle
                                                          END PROCESS process2;
                                                     END ARCHITECTURE logic;
```



Equivalent Functions?? No

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY simp IS
   PORT (
    PROCESS (a, b)
    c <= a AND b;
    PROCESS (c)
ENI
    y \le c;
ARCHITECTURE logic OF simp IS
   SIGNAL c : STD LOGIC;
BEGIN
   c <= a AND b;
   y <= c;
END ARCHITECTURE logic;
```



```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY simp prc IS
    PORT (
        a h · IN STD I OGIC ·
   New value of c not available for y until next
   process execution (requires another
Fr simulation cycle or transition on a/b)
ARCHITECTURE logic OF simp prc IS
    SIGNAL c: STD LOGIC;
BEGIN
    PROCESS (a, b)
                           C till next execution
    BEGIN
        c <= a AND b;
        y <= c;
                           C from last execution
    END PROCESS;
END ARCHITECTURE logic;
                                C uppdates
```



Variable Assignment

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
                                                    Variable c updated immediately and new
                                                    value is available for assigning to y
ENTITY var IS
    PORT
        a, b: IN STD LOGIC;
        y: OUT STD LOGIC
    );
END ENTITY var;
                                                              Variable declaration
ARCHITECTURE logic OF var IS
BEGIN
    PROCESS (a, b)
                                                              Variable assignment
        VARIABLE c: STD LOGIC;
    BEGIN
        c := a AND b;
        V \le C;
    END PROCESS;
                                                         Variable is assigned to a
END ARCHITECTURE logic;
                                                         signal to synthesize to a
                                                         piece of hardware
```




Synkrona processer

- Synkrona processer är klockade processer,
- Förenklar tidsanalysen av ett system,
- Klockan startar processen. Man kan få processen att starta på negativ, positiv eller på både negativ och positiv flank,
- Önskvärt är att hela systemet använder en av flankerna och helst även samma frekvens. Detta går inte alltid och det kommer att diskuteras senare i kursen.



Synkrona processer (exempel)





Klockbeskrivningar i synkrona processer

Det finns flera olika sätt att beskriva klockan i en synkron process.

```
Alt. 1:

process(clk)

begin

if clk'event = '1' and clk = '1' then

--funktion

end if;
end process;
```

```
Alt. 3:

process

begin

wait until clk = '1';

--funktion

end process;
```

```
Alt. 2:

process(clk)

begin

if rising_edge(clk) then

--funktion

end if;
end process;
```

```
Alt. 4:

process

begin

wait until rising_edge(clk);

--funktion
end process;
```




```
ENTITY reg1 IS
                                   PORT (
                                                   : in STD LOGIC;
                                                    : in STD LOGIC;
                                                    : out STD LOGIC);
                                              q
                              END reg1;
                              ARCHITECTURE reg1 OF reg1 IS
                              SIGNAL a, b : STD LOGIC;
clk
                              BEGIN
            ENA
                                   PROCESS (clk)
              CLRN
                                   BEGIN
                                         IF rising edge(clk) THEN
                                              a \le d;
                                              b <= a;
                                              q \le b;
                                         END IF;
                                   END PROCESS;
```

END reg1;


LIBRARY IEEE;

USE IEEE.std logic 1164.all;






 Signal assignments inside the IF-THEN statement that hecks the Clock Condition Infer Registers







```
a(t) <= d(t-tclk);
b(t) <= a(t-tclk);
q(t) <= b(t);
```

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
ENTITY reg1 IS
    PORT (d
              : in STD LOGIC;
              clk: in STD LOGIC;
                  : out STD LOGIC);
              q
END reg1;
ARCHITECTURE reg1 OF reg1 IS
SIGNAL a, b : STD LOGIC;
BEGIN
    PROCESS (clk)
    BEGIN
         IF rising edge(clk) THEN
              a \le d;
              b <= a;
         END IF;
    END PROCESS;
    q \le b;
END reg1;
```


© AGSTU AR All rights reserved

Signal

Moved


Assignment

 B to Q assignment is no longer edge-sensitive because it is not inside the If-then statement that checks the clock condition





```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
ENTITY reg1 IS
     PORT (d
                     : in STD LOGIC;
                clk: in STD LOGIC;
                     : out STD LOGIC);
                q
END reg1;
ARCHITECTURE reg1 OF reg1 IS
BEGIN
     PROCESS (clk)
     VARIABLE a, b : STD LOGIC;
     BEGIN
          IF rising_edge(clk) THEN-
                a := d;
                b := a;
                q \le b;
          END IF;
     END PROCESS;
END reg1;
```



Signals Changed to Variables


$$q(t) \leq b(t-t_{clk});$$



Synkron reset_n

Reset signalen används för att nollställa vipporna i en process.

```
architecture RTL of RTL_Entity is
begin
         min process: process(clk)
         begin
          if rising_edge(clk) then
           if reset n = '0' then
                   --reset
           else
                   --function
           end if;
          end if;
         end process;
end RTL;
```






Asynkron reset

```
architecture RTL of RTL_Entity is
begin

min_process: process(clk, reset_n)
begin
if reset_n = '0' then
.....
elsif rising_edge(clk) then
--funktion
end if;
end process;
end V_k;
```




Vi skriver processer på detta sättet




Memory

- Synthesis tools have different capabilities for recognizing memories in the FPGA (Block RAM)
 - ELSE register in LE (Expansive)
- Synthesis tools are sensitive to certain coding styles in order to recognize memories
- Must declare an array data type to hold memory values
- Recommendation: Read Quartus II Handbook, Volume 1, for more information on inferring memories and read during write behavior

Altera recommends using synchronous memory blocks for Altera designs. Because memory blocks in the newest devices from Altera are synchronous.







Single-Port Memory (1)


```
ARCHITECTURE logic OF sp_ram IS
TYPE mem_type IS ARRAY (0 TO 63) OF
               std logic vector (7 DOWNTO 0);
SIGNAL mem: mem type;
BFGIN
PROCESS (clock) BEGIN
    IF rising_edge(clock) THEN
          IF (wren = '1') THEN
               mem(conv integer(address)) <= data;</pre>
          END IF;
    END IF;
END PROCESS;
q <= mem(conv integer(address));</pre>
END ARCHITECTURE logic;
```

- Code describes a 64 x 8 RAM with synchronous write & asynchronous read
- Cannot be implemented in Altera embedded RAM due to asynchronous read
 - Uses general logic and registers
- conv_integer is a function found in the std_logic_unsigned or signed package
 - Use TO_INTEGER if using numeric_std package



Single-Port Memory (2)

```
ARCHITECTURE logic OF sp ram IS
TYPE mem type IS ARRAY (0 TO 63) OF
               std logic vector (7 DOWNTO 0);
SIGNAL mem: mem type;
BEGIN
PROCESS (clock) BEGIN
     IF rising edge(clock) THEN
          IF (wren = '1') THEN
               mem(conv integer(address)) <= data;</pre>
          END IF;
          q <= mem(conv integer(address));</pre>
     END IF;
END PROCESS;
END ARCHITECTURE logic;
```




- Code describes a 64 x 8 RAM with synchronous write & synchronous read
- Old data read-during-write behaviour
 - Memory read in same process/cycle as memory write
 - Check target architecture for support as unsupported features built using LUTs/registers



Simple Dual-Port, Single-Clock Memory

```
ARCHITECTURE logic OF sdp ram IS
TYPE mem type IS ARRAY (63 DOWNTO 0) OF
                    std logic vector (7 DOWNTO 0);
SIGNAL mem: mem type;
BEGIN
   PROCESS (clock) BEGIN
      IF rising_edge(clock) THEN
         IF (wren = '1') THEN
            mem(conv integer(wraddress)) <= data;</pre>
         END IF;
         q <= mem(conv integer(rdaddress));</pre>
      END IF;
   END PROCESS;
END ARCHITECTURE logic;
```

- Code describes a simple dual-port
 (separate read & write addresses) 64
 x 8 RAM with single clock
- Code implies old data read-duringwrite behaviour
 - New data support in simple dualport requires additional RAM bypass logic






True Dual-Port, Dual-Clock Memory

```
ARCHITECTURE logic OF dp dc ram IS
   TYPE mem type IS ARRAY (63 DOWNTO 0) OF
                       std logic vector (7 DOWNTO 0);
   SIGNAL mem: mem type;
   SIGNAL addr_reg_a, addr_reg_b:
                       std logic vector (7 DOWNTO 0);
BEGIN
   PROCESS (clock a) BEGIN
      IF rising edge(clock a) THEN
          IF (wren a = '1') THEN
             mem(conv integer(address a)) <= data a;
          END IF:
          addr reg a <= address a;
      END IF;
      q a <= mem(conv integer(addr reg a));</pre>
   END PROCESS;
   PROCESS (clock b) BEGIN
      IF rising edge(clock b) THEN
          IF (wren b = '1') THEN
             mem(conv integer(address b)) <= data b;
          END IF:
          addr reg b <= address_b;
      END IF:
      q_b <= mem(conv integer(addr reg b));</pre>
   END PROCESS;
END ARCHITECTURE logic;
```

- Code describes a true dual-port (two individual addresses) 64 x 8 RAM
- May not be supported in all synthesis tools
- New data same-port read-during-write behaviour shown
 - Mixed port behaviour undefined with multiple clocks





Initializing Memory Contents Using Files

```
ARCHITECTURE logic OF sp ram IS
TYPE mem type IS ARRAY (0 TO 63) OF
std logic vector (7 DOWNTO 0);
SIGNAL mem: mem type;
ATTRIBUTE ram init file: STRING;
ATTRIBUTE ram init file OF mem: SIGNAL IS
          "init file name.hex";
BEGIN
PROCESS (clock) BEGIN
     IF rising edge(clock) THEN
          IF (we = '1') THEN
               mem(conv integer(address)) <= data;</pre>
          END IF;
          q <= mem(conv integer(address));</pre>
     END IF:
END PROCESS;
END ARCHITECTURE logic;
```

- Use VHDL attribute to assign initial contents to inferred memory
- Store initialization data as .HEX or .MIF
- Contents of initialization file downloaded into FPGA during configuration



Unsupported Control Signals

e.g. Clearing RAM contents with reset

```
BEGIN
      PROCESS (clock, reset)
      BEGIN
          IF reset = '1' THEN
               mem(conv integer(address)) <=
                                           (OTHERS => '0');
          ELSIF rising edge(clock) THEN
                IF (we = '1') THEN
                     mem(conv integer(address)) <= data;</pre>
                END IF:
          END IF;
      END PROCESS;
      q <= mem(conv integer(address));</pre>
END ARCHITECTURE logic;
```

- Memory content cannot be cleared with reset
- Recommendations
 - 1. Avoid reset checking in RAM read or write processes



Inferred ROM (Constant)

```
ARCHITECTURE logic OF rom16x7 IS
TYPE rom type IS ARRAY (0 TO 15) OF
         STD LOGIC VECTOR (6 DOWNTO 0);
CONSTANT rom : rom type := (
                       "0111111",
                       "0011000",
                       "1101101".
                       "1111100",
                       "1011010".
                       "1110110",
                       "1110111".
                       "0011100",
                       "1111111",
                       "1111110",
                       "1011111",
                       "1110011",
                       OTHERS => "0000000"
```

```
BEGIN

PROCESS (clock)

BEGIN

IF rising_edge (clock) THEN

qa <= rom(CONV_INTEGER(addr_a));
qb <= rom(CONV_INTEGER(addr_b));

END IF;


END PROCESS;


END ARCHITECTURE logic;
```

- Needs 1 constant value for each ROM address
- Example shows <u>dual-port</u> access
- May place type & constant declaration in package for re-use
- Alternate: Create and use initialization function routine (see RAM example)



Three-state





http://en.wikipedia.org/wiki/Three-state logic



Three-state


- IEEE defines 'Z' value in STD_LOGIC package
 - Simulation: Behaves like high-impedance state
 - Synthesis: Converted to three-state buffers
- Altera devices have three-state buffers only in I/O cells

ARCHITECTURE behavior OF tri1 IS

BEGIN

out_sig <= in_sig WHEN ena = '1' ELSE 'Z';

END ARCHITECTURE behavior;



I/O Cells




ena

in_sig

```
library ieee;
                            RAM_ROM uppgift
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity demo 3a is
               port
                              : in std logic;
               clk
                                                            -- CLOCK 50
                                                                                 ----- RAM -----
               -- RAM
                                                                                 BEGIN
                              : in std_logic_vector(3 downto 0);
               addr_ram
                                                                                 RAM: PROCESS (clk)
                              : in std_logic_vector(3 downto 0);
               data_ram
               we ram
                              : in std logic;
                                                                                 BEGIN
                              : out std_logic_vector(3 downto 0);
               q_ram
                                                                                 IF rising edge(clk) THEN
               -- ROM
                                                                                  IF (we ram = '1') THEN
                              : in std logic vector(2 downto 0);
               addr rom
                                                                                    RAM mem(conv integer(addr ram)) <= data ram;
               q rom
                              : out std logic vector(2 downto 0));
                                                                                   END IF;
end entity;
                                                                                 q_ram <= RAM_mem(conv_integer(addr ram));</pre>
                                                                                 END IF;
ARCHITECTURE Block RAM ROM FPGA OF demo 3a IS
-----RAM -----
                                                                                 END PROCESS;
TYPE mem_type IS ARRAY (0 TO 15) OF std_logic_vector (3 DOWNTO 0);
SIGNAL RAM mem: mem type;
                                                                                             ----- ROM -----
                                                                                 ROM: PROCESS (clk)
----- ROM -----
TYPE rom_type IS ARRAY (0 TO 3**2 - 1) OF STD_LOGIC_VECTOR (2 DOWNTO 0);
                                                                                 BEGIN
CONSTANT ROM mem : rom type := (
                                                                                 IF rising edge (clk) THEN
"111", -- adr 0
                                                                                  q rom <= rom mem(conv integer(addr rom));</pre>
"000",
                                                                                 END IF;
"101",
"100",
                                                                                 END PROCESS;
"010",
"110",
                                                                                 END ARCHITECTURE Block_RAM_ROM_FPGA;
"100", -- adr 6
```




OTHERS => "000");





The Logic Elements







All rights reserved and Disclaim

- All rights reserved. No part of this document (PPT, Doc, film etc.) may be reproduced, in any form or by any means, without permission in writing from the publisher. Unless otherwise specified, all information (including software, designs and files) provided are copyrighted by AGSTU AB.
- Disclaim
 - All the information (including hardware, software, designs, text and files) are provided "as is" and without any warranties expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose. In no event should the author be liable for any damages whatsoever (including without limitation, damages for loss of business profits, business interruption, loss of business information, or any other pecuniary loss) arising out of the use or inability to use information (including text, software, designs and files) provided in this document.

