

Shift operators

- · Logical shift and rotate
 - SII (shift left logical, fill blank with 0);
 - srl (shift right logical, fill blank with 0)
 - rol(rotate left logical); ror(rotate right logical) circular operation.
 - E.g. "10010101" rol 3 is "10101100"
- Arithmetic shift (http://en.wikipedia.org/wiki/Arithmetic_shift)
 - sla (shift left arithmetic) fill blank with 0,same as sll (shift left logical)
 - sra (shift right arithmetic), fill blank with sign bit (MSB)



Copyright © AGS10 AB. All rights reserved

5

Some basic operators

- '&' concatenation: '0' & '1' is "01", Notice the use of "&".
- signal Z_BUS: bit_vector (3 downto 0);
 signal A_BIT, B_BIT, C_BIT, D_BIT: bit; begin
 Z BUS <= A BIT & B BIT & C BIT & D BIT;
- byte <= a_bus & b_bus;
- byte <= a_bus & '0' & '0' & '0' & '1';



Copyright © AGSTU AB. All rights reserved

.

Arithmetic operations

Symbol	Function
	
+	addition
-	subtraction
*	multiplication
/	division
abs	absolute value
rem	rest
mod	modulus
**	exponent

These arithmetic operations are predefined data types: integer and time.

Not for std_logic_vector. If you want to use std_logic_vector you must include Math package.



Copyright © AGSTU AB. All rights reserved

The basics of signed numbers

- Integers are formed by the natural numbers (including 0) (0, 1, 2, 3, ...) together with the negatives of the non-zero natural numbers (-1, -2, -3, ...).
- · Positive numbers are called unsigned in VHDL
- How can we represent signed numbers? (+ and -)
 - Solution 1: Sign-magnitude
 - use one bit to represent the sign, and the remaining bits to represent the magnitude

$$sign = 0 \rightarrow +ve
sign = 1 \rightarrow -ve$$

$$sign = 0 \rightarrow +ve
sign magnitude$$

+27 = 00011011 -27 = 10011011

- · Problems:
 - need to handle sign and magnitude separately
 - two values for zero (e.g., 00000000, 10000000)
 - not convenient for arithmetic



Copyright @ AGSTU AB. All rights reserved

Two's complement

• Solution 2 is to represent negative numbers by taking the magnitude, inverting all bits, and adding one.

• This is called two's complement

Positive number	+27	=	0001 1011
Invert all bits			1110 0100
Add 1	-27	=	1110 0101

• Taking the two's complement again give the original number:

Negative number	-27	=	1110 0101
Invert all bits			0001 1010
Δdd 1	+27	=	0001 1011





Copyright © AGSTU AB. All rights reserved

Arithmetic operations

Synthesizable arithmetic operations:

- Addition, +
- Subtraction, -
- Comparisons, >, >=, <, <=
- Multiplication, *
- Division by a power of 2 (equivalent to shift)



Copyright @ AGSTU AB. All rights reserved

Unsigned and signed types More to read: Unsigned type http://en.wikipedia.org/wiki/Two%27 s complement - Value 0 to 2ⁿ-1 Signed type - Value $-2^{(n-1)}$ to $2^{(n-1)}$ -1 Usage similar to std logic vector: signal A unsigned : unsigned(3 downto 0); signal B signed : signed (3 downto 0); : std_logic_vector (3 downto 0) ; signal C_slv A unsigned <= "1111"; = 15 decimal = 15 decimal only if using <= "1111" :

Adder with Carry Out

Considerations

- Type declaration
 - signal A8, B8, Result8: unsigned(7 downto 0);
 - signal Result9 : unsigned(8 downto 0);
 - signal Result7 : unsigned(6 downto 0);
- -- Simple Addition, no carry out
 - Result8 <= A8 + B8;</pre>
- -- Carry Out in result
 - Result9 <= ('0' & A8) + ('0' & B8);
- -- For smaller result, slice input arrays
 - Result7 <= A8(6 downto 0) + B8(6 downto 0);</p>



Copyright © AGSTU AB. All rights reserved

13

Considerations

- Synthesis tools create a 32-bit wide resource for unconstrained integers
 - signal Y_int, A_int, B_int : integer ;
 - Y_int <= A_int + B_int ;</pre>
- Do not use unconstrained integers for synthesis
 - signal A int, B int: integer range -8 to 7;
 - signal Y_int : integer range -16 to 15;
- **Recommendation:** Specify a range with integers



Copyright © AGSTU AB. All rights reserved

Signed and unsigned

- Recommendation: Use std_logic or vectors for ports -> better control of your design,
- Use signed and unsigned inside the architecture,
- Result: More robust code.





Packages for Numeric Operations


- numeric_std -- IEEE standard
 - library ieee ;
 - use ieee.std_logic_1164.all;
 - use ieee.numeric_std.all;
- -- Synopsys, a defacto industry standard
 - library ieee ;
 - use ieee.std_logic_1164.all;
 - use ieee.std_logic_arith.all;
 - use ieee.std_logic_unsigned.all; or IEEE.std_logic_signed.al
- Recommendation?:
 - Use numeric_std for new designs?





Copyright @ AGSTU AB. All rights reserved


















Multiplication and Division

- Type declaration
 - signal A_unsigned_vector, B_unsigned_vector : unsigned(7 downto 0) ;
 - signal Z_unsigned_vector : unsigned(15 downto0);
 - Z_unsigned_vector <= A_unsigned_vector *
 B unsigned vector;</pre>



Copyright @ AGSTU AB. All rights reserved

```
Multiplication of signed and unsigned numbers
   USE ieee.std_logic_1164.all;
   USE ieee.numeric_std.all;
   ENTITY mult IS
                   X, Y
                                     SIGNED(15 DOWNTO 0);
                            : IN
                            : OUT
                                     SIGNED(31 DOWNTO 0));
  END;
   ENTITY mult IS
           PORT (
                    X, Y
                                     UNSIGNED(15 DOWNTO 0);
                            : IN
                            : OUT
                                     UNSIGNED(31 DOWNTO 0));
  END;
                        ARCHITECTURE Behavior OF mult
                        BEGIN
                                 S <= X * Y;
                        END Behavior;
                             Copyright © AGSTU AB. All rights reserved
```



Multiplication of signed and unsigned numbers, type converting

```
LIBRARY ieee;
                                                    begin
USE ieee.std logic 1164.all;
USE ieee.numeric_std.all;
                                                    -- signed multiplication
entity multiply is
                                                       sa <= SIGNED(a);
    port(
                                                       sb <= SIGNED(b);
          a: in STD LOGIC VECTOR(7 downto 0);
          b: in STD_LOGIC_VECTOR(7 downto 0);
                                                       sc <= sa * sb;
          cu : out STD_LOGIC_VECTOR(15 downto 0);
                                                       cs <= STD LOGIC VECTOR(sc);
          cs : out STD_LOGIC_VECTOR(15 downto 0)
end multiply;
                                                    -- unsigned multiplication
architecture dataflow of multiply is
                                                       ua <= UNSIGNED(a);
                                                      ub <= UNSIGNED(b);
SIGNAL sa: SIGNED(7 downto 0);
SIGNAL sb: SIGNED(7 downto 0);
                                                       uc <= ua * ub;
SIGNAL sc: SIGNED(15 downto 0);
                                                       cu <= STD LOGIC VECTOR(uc);
SIGNAL ua: UNSIGNED(7 downto 0);
SIGNAL ub: UNSIGNED(7 downto 0);
                                                   end dataflow:
SIGNAL uc: UNSIGNED(15 downto 0);
```

Copyright © AGSTU AB. All rights reserved

c);

Multiplication, Type converting LIBRARY ieee; USE ieee.std logic 1164.all; USE ieee.numeric std.all; ENTITY adder16 IS PORT (X, Y : IN STD LOGIC VECTOR(15 DOWNTO 0); : OUT STD LOGIC VECTOR(31 DOWNTO 0)); END adder16: ARCHITECTURE Behavior OF adder16 IS BEGIN S <= std_logic_vector(signed(X) * signed(Y));</pre> END Behavior; Embedded Multiplier 9-bit elements 2 / 400 (< 1 %) Copyright © AGSTU AB. All rights resen

AGSTU

