
# Low-level C-programming and microprocessor architecture Theory 8

- Component device drivers
- Device driver modes of operation
- Writing component device drivers
- Integrate device driver into the HAL
- Training CASE 3



Copyright © AGSTU AB. All rights reserved





### **Components instantiations**


- Hardware components
  - Connect to data buss
- Software components
  - Connects to operating system (kernel)Or to main();
- Device drivers
  - Interface between HW and SW




Copyright © AGSTU AB. All rights reserved









#### **Driver architectures**


- Synchronous simple "blocking"
  - Application must wait for I/O operation to complete before proceeding,
  - Device polled until it is ready.
- Asynchronous more complex "non-blocking"
  - Application continues to run while device driver processes I/O operation,
  - Driver incorporates some kind of I/O buffer,
  - More code space,
  - Altera "fast" drivers use ISR to indicate when device is ready.


Copyright © AGSTU AB. All rights reserved


8


AGST

Utbildning









# Altera-provided HAL types

Data widths supported (#include <stdarg.h>)</stdarg.h>		
Туре	Meaning	
alt_8	Signed 8 bit integer	
alt_u8	Unsigned 8 bit integer	
alt_16	Signed 16 bit integer	
alt_u16	Unsigned 16 bit integer	
alt_32	Signed 32 bit integer	
alt_u32	Unsigned 32 bit integer	
alt_64	Signed 64 bit integer	
alt_u64	Unsigned 64 bit integer	



13

# NiosII-elf-gcc data widths

Туре	Meaning
char	8 bits
short	16 bits
int	32 bits
long	32 bits
float	32 bits
long long	64 bits



HAL I/O Macros to Bypass the Data Cache (#include <io.h>)</io.h>		
Macro	Use	
IORD(BASE, REGNUM)	Read the value of the register at offset REGNUM within a device with base address BASE. Registers are assumed to be offset by the address width of the bus.	
IOWR(BASE, REGNUM, DATA)	Write the value DATA to the register at offset REGNUM within a device with base address BASE. Registers are assume to be offset by the address width of the bus.	
IORD_32DIRECT(BASE, OFFSET)	Make a 32 bit read access at the location with address BAS + OFFSET	
IORD_16DIRECT(BASE, OFFSET)	Make a 16 bit read access at the location with address BAS + OFFSET	
IORD_8DIRECT(BASE, OFFSET)	Make a 8 bit read access at the location with address BASE + OFFSET	
IOWR_32DIRECT(BASE, OFFSET, DATA)	Make a 32 bit write access to write the value DATA at the location with address BASE + OFFSET	
IOWR_16DIRECT(BASE, OFFSET, DATA)	Make a 16 bit write access to write the value DATA at the location with address BASE + OFFSET	
IOWR_8DIRECT(BASE, OFFSET, DATA)	Make a 8 bit write access to write the value DATA at the location with address BASE + OFFSET	

Code layout for altera\_avalon\_uart

• HAL Device Driver location

C:\altera\<ver>\ip\altera\sopc\_builder\_ip\altera\_avalon\_uart

altera\_avalon\_uart

HAL
Contains software files required to integrate the device with the HAL system library.

inc
Contains header file(s) that define the device driver

src
Contains source code and make files to build the device driver

inc
Contains header files(s) that define the device's hardware interfaces.

#### Recommendations and tips

- Take advantage of generic HAL API if possible
- · Learn by available device models
- Integrate driver into HAL. The benefits are;
  - Hardware abstraction,
  - C standard library functions to manipulate devices,
  - Code portability due to Hardware Abstraction Layer.



Copyright © AGSTU AB. All rights reserved



# All rights reserved and Disclaim

 All rights reserved. No part of this document (PPT, Doc, film etc.) may be reproduced, in any form or by any means, without permission in writing from the publisher. Unless otherwise specified, all information (including software, designs and files) provided are copyrighted by AGSTU AB.

#### Disclaim

All the information (including hardware, software, designs, text and files) are provided "as is" and without any warranties expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose. In no event should the author be liable for any damages whatsoever (including without limitation, damages for loss of business profits, business interruption, loss of business information, or any other pecuniary loss) arising out of the use or inability to use information (including text, software, designs and files) provided in this document.



Copyright © AGSTU AB. All rights reserved