


VHDL- programmering för inbyggda system Välkommen

- Design Methodology
- Terminology
- Behavioral model/component
- Structural model/component
- Complexity Reduction
 - Language abstractions
 - Design hierarchy
- Configuration
- Sub Program
 - Function and Procedure



Basic Design Methodology






Terminology

- HDL Hardware Description Language is a software programming language that is used to model/design a piece of hardware
- Behavioral modeling A component is described by its input/output response
 - It describes algorithmically (if a>23 then ..)
- Structural modeling A component is described by interconnecting components/ primitives
 - It is basically schematic



Behavioral Modeling

Only the functionality of the circuit




Left bit shifter



Structural Modeling

Functionality and structure of the circuit





Terminology

- Register Transfer Level (RTL) A type of behavioral modeling, for the purpose of synthesis
 - Restrictions on coding style

- Synthesis Translating HDL to a circuit and then optimizing the represented circuit
 - Translates register-transfer-level (RTL) design into gate-level netlist




Reduce complexity

- Language abstractions use the language to describe complex matters without having to describe small details
 - Functions and procedures are parts of the language in order to handle complexity
- Design hierarchy uses components in order to conceal details - the black box principle
 - The term black box means that only inputs/outputs of a component are visible at a certain level



Konstruktions Hierarki



Högst upp: System-nivån,

Top-komponenten: Tex

RDY_Top

Nivå X: Sista nivån kallas

ibland lövkomponent.



Design Hierarchically - Multiple Design Files

 VHDL hierarchical design requires component declarations and component instantiations

```
Top.Vhd
                    ENTITY-ARCHITECTURE "top"
                    Component "mid a"
                    Component "mid b"
                                    Mid b. Vhd
  Mid a. Vhd
                                    ENTITY-ARCHITECTURE "mid b"
  ENTITY-ARCHITECTURE "mid a"
  Component "bottom a"
                                    Component "bottom a"
                                    Component "bottom b"
Bottom a. Vhd
                                    Bottom b. Vhd
ENTITY-ARCHITECTURE "bottom a"
                                    ENTITY-ARCHITECTURE "bottom b"
```

Component Declaration and Instantiation

 Component declaration - used to declare the port types and the data types of the ports for a lower-level design

 Component instantiation - used to map the ports of a lower-level design to that of the current-level design



Component Declaration and Instantiation (1)

```
LIBRARY IEEE;
                                                     Upper-level of hierarchy design must have a
USE IEEE. STD LOGIC 1164.ALL;
                                                        component declaration for a lower-level
ENTITY tolleab IS
                                                        design before it can be instantiated
    PORT (
        tclk, tcross, tnickel, tdime, tquarter: IN STD LOGIC;
                                                                         Component declaration
        tgreen, tred: OUT STD LOGIC
                                                                             Lower-level port
END ENTITY tolleab;
ARCHITECTURE tolleab arch OF tolleab IS
    COMPONENT tolly
                                                                               Dime => tdime
        PORT(
             clk, cross, nickel, dime, quarter: IN STD LOGIC;
             green, red: OUT STD_LOGIC;
                                                                                 Current-level port
    END COMPONENT;
                                                                            Named Association
BEGIN
    U1: tolly PORT MAP (clk => tclk, cross => tcross,
                                                                         tolleab
        nickel => tnickel, dime => tdime, quarter => tquarter,
        green => tgreen, red => tred);
                                                                                   U1
                                                                                                       tgreen
                                                                                        tolly
FND_ARCHITECTURE_tolleah_arch;
 Instance label/name
                            Component instantiation
                                                                      tdime
                                                                                 quarter
                                      Copyright © AGSTU AB. All rights reserved quarter
```

Component Declaration and Instantiation (2)

- Component instantiation using positional association
 - Order of ports in declaration maps to order of ports in instantiation
 - Not recommended

```
ARCHITECTURE tolleab_arch OF tolleab IS

COMPONENT tollv


PORT(
    clk: IN STD_LOGIC;
    cross, nickel, dime, quarter: IN STD_LOGIC;
    green, red: OUT STD_LOGIC;
);

END COMPONENT;

BEGIN

U1: tollv PORT MAP (tclk, tcross, tnickel, tdime, tquarter, tgreen, tred);
```







Sammandrag

PORT (

BEGIN

Q => X, R => Y. S => D.

T => E);

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY Comp TEST IS
PORT (A,B,C,D : IN STD_LOGIC;
          : OUT STD LOGIC);
END Comp TEST;
ARCHITECTURE BEHAVIOR OF Comp_TEST IS
SIGNAL X,Y: STD LOGIC;
COMPONENT Comp_A
PORT (
L,M,N : IN STD LOGIC;
O,P : OUT STD_LOGIC);
END COMPONENT;
```

```
0
                       М
                  В
                          CA
                              Р
                       Ν
COMPONENT Comp B
Q,R,S: IN STD LOGIC;
T: OUT STD LOGIC);
END COMPONENT;
CA: Comp_A
PORT MAP (A,B,C,X,Y);
CB: Comp_B
PORT MAP (
END BEHAVIOR;
```

Comp_TEST

Е


CB



-- next page

A general VHDL design

 An architecture can contain both behavioral and structural parts



Utbildning

Mixed Example

```
multiplier_sr : entity work.shift_reg(behavior)
       port map ( d => multiplier, q => mult_bit,
                   load => mult_load, clk => clk );
   product <= full_product;</pre>
   control_section : process is
       -- variable declarations for control_section
   begin
       -- sequential statements to assign values to control signals
       wait on clk, reset;
   end process control_section;
end architecture mixed;
```



ARCHITECTURE

ARCHITECTURE <identifier> **OF** <entity_identifier> **IS**

-- ARCHITECTURE declaration section

SIGNAL temp: INTEGER:= 1; -- signal declarations with optional default values

CONSTANT load: boolean:= true; --constant declarations

- --Type declarations
- --Component declarations
- --Subprogram declarations
- --Subprogram body
- --Subtype declarations
- -- Attribute declarations
- --Attribute specifications

BEGIN

PROCESS statements

Concurrent procedural calls

Concurrent signal assignment

Component instantiation statements

Generate statements

END ARCHITECTURE <architecture_identifier>;



Configuration


```
CONFIGURATION <identifier> OF <entity_name> IS
    FOR <architecture_name>
        FOR <instance_name> : <component_name> USE <entity>(<architecture>)
        END FOR;
        FOR <instance_name> : <component_name> USE <configuration_name>
        END FOR;
        END FOR;
        END FOR;
        END CONFIGURATION <identifier>; ( 1076-1993 version)
```

- Makes associations (bindings) within models
 - Associate an entity and an architecture
 - Associate an instance to another entity-architecture (component) hierarchically
- Uses
 - In simulation environments to execute different sets of vector stimulus
 - To provide flexible and fast path to design alternatives
 - e.g. Behavioral vs. synthesizable model; FPGA vs. ASIC model
 - Not required as most tools have ability to do bindings automatically



Putting It All Together

```
ENTITY cmpl sig IS
    PORT (
         a, b, sel
                        : IN BIT;
                        : OUT BIT
        X, y, Z
END ENTITY cmpl_sig;
ARCHITECTURE logic OF cmpl sig IS
BEGIN
     -- simple signal assignment
    x <= (a AND NOT sel) OR (b AND sel);
      -- conditional signal assignment
    y <= a WHEN sel='0' ELSE
        b;
      -- selected signal assignment
    WITH sel SELECT
        z <= a WHEN '0',
             b WHEN '1',
            '0' WHEN OTHERS;
END ARCHITECTURE logic;
CONFIGURATION cmpl sig conf OF cmpl sig IS
    FOR logic
    END FOR:
END CONFIGURATION cmpl sig conf;
```





Test bänken för demo_modelsim

```
USE ieee std logic 1164 all;
    ENTITY demo modelsim vhd tst IS
   END demo modelsim vhd tst;
    ARCHITECTURE demo modelsim arch OF demo modelsim vhd tst IS
    -- constants
   --- signals
   SIGNAL knapp in : STD LOGIC;
   SIGNAL knapp out : STD LOGIC;
    COMPONENT demo modelsim
        PORT (
        knapp in : IN STD LOGIC;
        knapp out : OUT STD LOGIC
         );
42
    END COMPONENT;
    BEGIN
43
        i1 : demo modelsim
        PORT MAP (
     -- list connections between master ports and signals
        knapp in => knapp in,
        knapp out => knapp out
49
        );
    □init : PROCESS
     -- variable declarations
     BEGIN
             -- code that executes only once
     WAIT:
    -END PROCESS init;
```




Subprograms

- VHDL has 2 subprograms
 - FUNCTION
 - Performs calculation and returns value
 - PROCEDURE
 - Performs sequence of defined sequential statements
- Uses
 - Replacing repetitive code
 - Enhancing readability
 - Break processes into executable sections
- Defined by means of subprogram declaration (optional) and subprogram body
 - Subprogram declarations required if subprogram is called before subprogram body is read
- May be declared in process, architecture or package
 - Determines visibility
 - When placed in package, subprogram declaration goes in package declaration and subprogram body goes in package body (see earlier package example)
- Synthesis places restrictions on use of subprograms



Subprogram Diagram





Function Definition & Call

Function Declaration

FUNCTION ones count (**SIGNAL** a : **STD LOGIC VECTOR**) **RETURN VARIABLE**;

- Must return a single value based on zero or more inputs
- Must be called in an expression
- Can be passed classes **CONSTANT** (default), **SIGNAL** or FILE
- Class for internal objects must be **VARIABLE**

Function Body

```
FUNCTION ones count
        (SIGNAL a : STD LOGIC VECTOR) IS
   VARIABLE r : INTEGER;
BEGIN
  r := 0;
   FOR I IN a'RANGE LOOP
        IF a(i) /= '0' THEN
           r := r + 1;
        END IF;
   END LOOP;
   RETURN r; -- Required
END FUNCTION ones count;
```

Invoking a Function

total ones <= ones count (input) **WHEN** test ones = '1';

Note: 'RANGE is a VHDL attribute which returns the range of the object it is applied to (e.g. 7) DOWNTO 0) Copyright © AGSTU AB. All rights reserved

Procedure Definition & Call

Procedure Declaration

```
PROCEDURE incr_comp (
    SIGNAL cnt_sig : INOUT STD_LOGIC_VECTOR;
    CONSTANT max : IN INTEGER;
    SIGNAL maxed_out : OUT BOOLEAN
);
```

- May have inputs, inouts and outputs
- May return zero or multiple outputs
- Must be called as a separate sequential statement
- Parameters may be any class
 - Inputs are CONSTANT by default
 - Outputs/inouts are VARIABLE by default

Invoking a Procedure

```
incr_comp (err_cnt, 12, err_cnt_maxed);
incr_comp (code_cnt, 144, code_cnt_maxed);
```

Procedure Declaration

```
PROCEDURE incr_comp (
    SIGNAL cnt_sig : INOUT STD_LOGIC_VECTOR;
    CONSTANT max : IN INTEGER;
    SIGNAL maxed_out : OUT BOOLEAN
    ) IS
    -- declare any local objects (i.e. constants,
    -- variables,...)

BEGIN

IF cnt_sig >= max THEN
    maxed_out <= TRUE;

ELSE
    maxed_out <= FALSE;
    cnt_sig <= cnt_sig + 1;

END IF;

END PROCEDURE incr_comp;
```



Functions vs. Procedures

Functions

- Always execute in zero time
 - Cannot pause their execution
 - Can not contain any delay, event, or timing control statements
- Must have at least one input argument
 - Inputs may not be affected by function
- Arguments may not be outputs and inouts
- Always return a single value

Procedures

- May execute in non-zero simulation time
 - May contain delay, event, or timing control statements
- May have zero or more input, output, or inout arguments
- Modify zero or more values
- Return values by means of parameter arguments













































