Two Wired Interface (TWI) / Inter IC (I2C)

November 4, 2019

Microprocessor Laboratory EE 337

Department of Electrical Engineering IIT Bombay



Table of Contents



I²C

DS1307

AT89C5131A I2C

Question/Comments

Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307

AT89C5131A I²C

Question/Comments



I²C is a two-wired, half-duplex serial mode of communication.

Here are some of the features of the I^2C -(Inter IC):

- » Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL).
- » Master alone determines the clock speed.
- » It is Multi-master Multi-slave type of communication.
- » 8-bit oriented, bidirectional data transfers up to:
 - * 100 kbps in Standard-mode.
 - * 400 kbps in Fast-mode.
 - * 1 Mbps in Fast-mode Plus.
 - * 3.4 Mbps in High-speed mode.
- » Unidirectional data transfers up to 5 Mbps in Ultra Fast-mode
- » Clock synchronization using clock stretching.

Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337


DS1307

DS1307

AT89C5131A I²C

uestion/Comments

I²C Network



7/10 bit addressing modes. The number of ICs that can be connected to the same bus is limited only by the maximum bus capacitance.



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307

AT89C5131A I2C

Question/Comments

Comparison with UART and SPI



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

DS1307

AT89C5131A I²C

Question/Comments

Speed: $SPI > I^2C > UART$

Doesn't require slave-select lines

Multiple Master and Multiple Slave all at once!

Applications






Microprocessor Laboratory EE 337

) I²C DS1307

DS 1307

AT89C5131A I²C



Dept. of Electrical Engineering IIT Bombay

18

Data Transfer



Two Wired Interface (TWI) Inter IC I²C


Microprocessor Laboratory EE 337



DS1307

AT89C5131A I²C

Question/Comments





18

Start and Stop Condition



Two Wired Interface (TWI) Inter IC I²C


Microprocessor Laboratory EE 337



DS1307

AT89C5131A I²C

Question/Comments



Transitions on SDA only when SCL is held High.

- o High -> Low : Start bit
- o Low -> High: Stop bit

Data Validity



Two Wired Interface (TWI) Inter IC I²C


Microprocessor Laboratory EE 337



DS1307

AT89C5131A I²C





Transitions on SDA only when SCL is held Low.

Acknowledge and Not Acknowledge



Two Wired Interface (TWI) Inter IC I²C


Microprocessor Laboratory EE 337

DS1307

51307

AT89C5131A I²C

Question/Comments



SDA line held Low and High respectively for ACK and NACK on the **9th** clock pulse on SCL line.

Data READ and WRITE



Figure 4. Data Write—Slave Receiver Mode





Figure 5. Data Read—Slave Transmitter Mode



We need to **relocate the pointer** to the memory location which we want to access for **READ** or **WRITE** operation.

Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307

AT89C5131A I²C

Question/Commen

DS1307

DS1307 is 64 x 8, Serial, I2C Real-Time Clock IC.



Features:

- o A full binary-coded decimal (BCD) clock/calendar.
- Automatic date adjustment for months with fewer than 31 days, including corrections for leap year up-to year 2100.
- o 24-hour or 12- hour format with AM/PM indicator.
- Values corresponding to the days of week are user-defined but must be sequential.

Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

ı²c

DS1307


AT89C5131A I²C

uestion/Comments

DS1307 Operating circuit







All Registers used are of value $10k\Omega$.

DS1307 Specifications





Parameter	Symbol	Typical Value
Supply Voltage	V _{cc}	5V
Battery Voltage(Back-up)	V _{BAT}	3V
SCL Clock Frequency	f _{SCL}	100 kHz
START and STOP time-gap	t _{BUF}	$4.7 \mu s$
Pin Capacitance(SDA,SCL)	C _{1/O}	10pF

Microprocessor Laboratory EE 337

DS1307

AT89C5131A I²C

Question/Comments

DS1307 Memorymap



I ² C	
\	

14) DS1307

AT89C5131A I²C

Question/Comments

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE
00h	CH	1	0 Second	S	Seconds				Seconds	00–59
01h	0		10 Minutes	3	Minutes			Minutes	00–59	
02h 0	0	12	10 Hour 10		Hours				Hours	1–12 +AM/PM
0211	U	24	24 PM/ Hour AM	Hour	nours			nours	00–23	
03h	0	0	0	0	0 DAY			Day	01–07	
04h	0	0	10 [Date	Date			Date	01–31	
05h	0	0	0	10 Month	Month				Month	01–12
06h		10	10 Year			Year			Year	00–99
07h	OUT	0	0	SQWE	0	0	RS1	RS0	Control	_
08h-3Fh									RAM 56 x 8	00h–FFh

^{0 =} Always reads back as 0.

You can use memory locations from 08h-3Fh for storage. The **7-bit slave address of DS1307 is 1101000**.

AT89C5131A I²C Interfacing



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307

AT89C5131A I²C

luestion/Comments


Refer Page 102 of AT895131A Datasheet.

- » Configure SDA and SCL pins as inputs.
- » Initialize the following AT89c5131A Registers:
 - * SSCON to enable the TWI interface, to program the bit rate, to enable slave modes, to acknowledge or not a received data, to send a START or a STOP condition on the 2-wire bus, and to acknowledge a serial interrupt.
 - * Interrupt SFR's To enable and decide priority of external interrupt from OPT and TWI interrupt
 - * TCON To decide nature of interrupt to be served
- » Read SSCS register to figure-out what type of TWI interrupt occurred(refer SSCS register map)
- » SSDAT contains the Data to be transmitted/Received

SSCS Register







Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307

AT89C5131A I²C

Question/Comments

18

SSCS Register



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

DS1307



Question/Comments

Table 20-5.	Ctatura	in Mantas	Transmitter	NA
Table 20-5.	Status	ın master	ransmiπer	Mode

SSCS		Application software response					
Status Code	Status of the Two- wire Bus and Two-		To SSCON				
SSSTA	wire Hardware	To/From SSDAT	SSSTA	SSSTO	SSI	SSAA	Next Action Taken by Two-wire Hardware
08h	A START condition has been transmitted	Write SLA+W	х	0	0	х	SLA+W will be transmitted.
	A repeated START	Write SLA+W	x	0	0	×	SLA+W will be transmitted.
10h condition has been transmitted	Write SLA+R	x	0	0	х	SLA+R will be transmitted. Logic will switch to master receiver mode	
		Write data byte	0	0	0	х	Data byte will be transmitted.
	SLA+W has been	No SSDAT action	1	0	0	X	Repeated START will be transmitted.
18h	transmitted; ACK has	No SSDAT action	0	1	0	X	STOP condition will be transmitted and SSSTO flag will be reset.
been received	No SSDAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.	
		Write data byte	0	0	0	х	Data byte will be transmitted.
	SLA+W has been	No SSDAT action	1	0	0	X	Repeated START will be transmitted.
20h	transmitted; NOT ACK has been received	No SSDAT action	0	1	0	х	STOP condition will be transmitted and SSSTO flag will be reset.

Question/Comments

For any queries regarding I²C feel free to contact us.



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

²C

DS1307

AT89C5131A I²C

18) Question/Comments

THANK YOU!