Date: 11/10/2023

<u>Lab Experiment-5</u> (Batch-1)

- 1. Design and implement modulo 8 Synchronous counter using D flip-flops.
- 2. Design 3-bit ripple counter using J-K flip flops.