#### **CS251: Introduction to Language Processing**

#### **Code Generation and Optimizations**

#### Vishwesh Jatala

Assistant Professor

Department of EECS


Indian Institute of Technology Bhilai
vishwesh@iitbhilai.ac.in



## Acknowledgement

- References for today's slides
  - Prof. Y. N Srikant, IISc Bangalore
    - https://nptel.ac.in/content/storage2/courses/1 06108052/module4/code-gen-part-3.pdf
  - Course textbook

## **Compiler Design**



#### **Outline**

- Introduction to code generation
- Challenges in code generation
- Code generation algorithm
  - Example
- Machine dependent optimizations
  - Peephole optimizations

#### **Code Generation**

- Goal: Map IR program into a code that can be executed on a target machine
- Input: Symbol table, IR (three-address code (TAC))
- Output: Target machine code
- Assumptions:
  - No syntactic and semantic errors
  - Type checking has been done

#### **Desired Characteristics**



**Correct: Preserve semantics** 



Resource efficient



Fast: Less execution time



**Energy efficient** 

## Reality

- Generating the optimal code is undecidable
- Several sub-problems are NP-Complete
  - Register allocation
  - Evaluation order
- Practical approaches use heuristics

## **Challenges in Code Generation**

- Target architecture
- Instruction selection
- Register allocation
- Evaluation order

#### **Challenges: Target Architecture**

- Instruction set architecture has impact on difficulty of code generation
  - Common architectures: RISC and CISC

RISC

Many Registers

Simple-addressing modes and ISA

CISC

Few Registers

Variety of addressing modes, variable length instructions


We will use RISC in the lecture

## **Challenges: Instruction Selection**

Instruction selection is critical for performance

#### **Challenges: Instruction Selection**

Naive implementation can lead to redundant loads/stores



## **Challenges: Register Allocation**

- Registers are fastest storage units
- Registers are few
- Efficient register utilization is critical

**a**, **e**, and **f** can be allocated in 1 register!

Optimal register allocation is NP-Complete

## **Challenges: Evaluation Order**

- Order in which computations are performed can affect of performance
- Some computation orders require few registers
- Picking the best order is NP-Complete

## **Target Language**

- Assume a simple target assembly code
- Instructions:
  - Load: LD dst, addr
  - Store: ST x, reg
  - Computation operations: OP dst, src1, src2
    - OP can be ADD, SUB, MUL, etc.
  - Unconditional jumps: BR L
  - Conditional jumps: BCond reg, L


#### **Exercise-1**

- Manually generate the code for the following
   TAC according to the defined target architecture
  - Assume there is no limit on the number of registers.

$$x=y+z$$

#### **Exercise**

- Manually generate the code for the following
   TAC according to the defined target architecture
  - Assume there is no limit on the number of registers.



#### **Exercise-2**

- Manually generate the code for the following
   TAC according to the defined target architecture
  - Assume there is no limit on the number of registers.

# **Peephole Optimizations**

Y.N. Srikant 18

#### **Peephole Optimizations**

- Simple but effective local optimization
- Usually carried out on machine code, but intermediate code can also benefit from it
- Examines a sliding window of code (peephole), and replaces it by a shorter or faster sequence, if possible
- Each improvement provides opportunities for additional improvements
- Therefore, repeated passes over code are needed

#### **Peephole Optimizations**

- Some well known peephole optimizations
  - eliminating redundant instructions
  - eliminating unreachable code
  - eliminating jumps over jumps
  - algebraic simplifications
  - strength reduction
  - use of machine idioms

#### Elimination of Redundant Loads and Stores

A CONTRACT OF THE STATE	2000000		init the	- 00	_
Basi		<b>L</b>		1	$\mathbf{D}$
Data	IL:	O	OU:	ĸ	$\Box$

Load X, R0 {no modifications to R0 or X here} Store R0, X

Store instruction can be deleted

Basic block B

Store R0, X {no modifications to X or R0 here} Load X, R0

Load instruction can be deleted

#### Basic block B

Load X, R0 {no modifications to X or R0 here} Load X, R0

Second Load instr

Basic block B


Store R0, X {no modifications to X or R0 here} Store R0, X

Second Store instr


## **Eliminating Unreachable Code**

- An unlabeled instruction immediately following an unconditional jump may be removed
  - May be produced due to debugging code introduced during development

## **Eliminating Unreachable Code**



## Flow-of-Control Optimizations



#### Reduction in Strength and Use of Machine Idioms

- x<sup>2</sup> is cheaper to implement as x\*x, than as a call to an exponentiation routine
- For integers, x\*2<sup>3</sup> is cheaper to implement as x << 3 (x left-shifted by 3 bits)
- For integers,  $x/2^2$  is cheaper to implement as x >> 2 (x right-shifted by 2 bits)

## **Compiler Design**

