
Computer Architecture Assignment


Aarshibh Singh 2018A3PS0437P Karan Singh Mathur 2018A3PS0340P N Harishchandra Prasad 2018A3PS0422P

20th April, 2021

Datapath



ALU Design



Sequence of Operations

```
1. IF:
IR = Memory[PC]
PC = PC+2
2. ID:
A = Reg[IR[7-4]]
B = Reg[IR[3-0]]
C = Reg[IR[11-8]]
D = Reg[IR[[2'b10,IR[9-8]]]
E = Reg[IR[2'b11,IR[11-10]]]
3. EX:
if branch:
       PC = C
if jump:
       PC = PC + sign_extend(IR[11:0])
if R-type:
       if Register Addressing
       ALUout = AopB
       If Immediate Addressing
       ALUout = CopImmediate_data (sign extend or append zeros)
if memory ref (LW/SW):
       ALUout = D + sign_extend(IR[7:0] << 1)
4. MEM:
if R-type:
       Reg[IR(11:8)] = ALUout
if SW:
       Memory[ALUout] = Reg[IR({2'b11,IR(11:10)})] = E
if LW:
       MDR = Memory[ALUout]
5. WB:
       Reg[{2'b11,IR(11:10)}] = MDR
```

Control Signals

Control Signal	Value	Description
PCWrite	0	PC register can not be written to
	1	PC register can be written to
Branch	0	Instruction is not Branch
	1	Instruction is Branch
PCWriteCond	0	Branch Not equal Instruction
	1	Branch Equal Instruction
MemReadI	0	Cannot read from instruction memory
	1	Can read from instruction memory
MemRead	0	Cannot read from data memory
	1	Can read from data memory
MemWrite	0	Cannot write to data memory
	1	Can write to data memory
IRWrite	0	Cannot write to instruction register
	1	Can write to instruction register
RegWrite	0	Cannot write to register file
	1	Can write to register file
RegDst	0	{2'b11,IR[11-10]} chosen as the write
_		destination register. For instruction: LW
	1	IR[11-8] chosen as the write destination
		register. For instruction: for all except
		branch, jump, SW and LW. (Don't care for
		branch, jump and SW)
MemToReg	0	ALUout chosen as input to write data. For
		Instruction: For all except branch, jump, SW
		and LW. (Don't care for branch, jump and
		SW)
	1	MDR chosen as input to write data. For
		Instruction: LW
ALUSrcA	00	PC Chosen as one input to ALU. For
		Instruction: Jump, IF state.
	01	Reg A (Source 1, IR[7-4]) Chosen as one input
		to ALU. For Instruction: Add, Subtract,
		NAND, OR, Branch
	10	Reg C (Destination, IR[11-8]) Chosen as one
		input to ALU. For Instruction: Addi, Subi,
		Shift, NANDi, ORi
	11	Reg D (RP, {2'b10,IR[9-8]}) Chosen as one
		input to ALU. For Instruction: LW, SW (for
		target address).
ALUSrcB	000	Reg B (Source 2, IR[3-0]) Chosen as other
		input to ALU. For instruction: Add, Subtract,
		NAND, OR, Branch

	1	
	001	2 Chosen as other input to ALU. For IF stage, PC+2
	010	(Sign_extend(IR[7-0])<<1) Chosen as other
		input to ALU. For Instruction: SW, LW
	011	Sign extend(IR[11-0]) Chosen as other input
		to ALU. For Instruction: Jump
	100	Append_Zeros(IR[7-0]) Chosen as other
		input to ALU. For instruction: Addi, Subi
	101	Sign_extend(IR[7-0]) Chosen as other input
		to ALU. For Instruction: Addi, Subi, NANDi,
		ORi
ALUop	000	NAND
	001	OR
	010	Add
	011	Shift
	110	Subtract
Shiftop	01	Shift Left Logical
	10	Shift Right Logical
	11	Shift Arithmetic Right
PCSrc	00	Output of ALU chosen as input to PC. For
		Instruction: IF stage, Jump
	01	ALUout chosen as input to PC. For
		Instruction: Probably not needed
	10	Reg C (Destination, IR[11-8]) chosen as input
		to PC. For Instruction: Branch

States

State	Control Signal Values	Description
State 0 (IF)	MemReadI = 1	Instruction Fetch Stage.
	IRWrite = 1	IR = Memory[PC]
	ALUSrcA = 00	PC = PC + 2
	ALUSrcB = 001	
	ALUop = 010	
	PCSrc = 00	
	PCWrite = 1	
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	Branch = 0	
	All other don't care	
State 1 (ID)	MemReadI = 0	Instruction Decode Stage.
	PCWrite = 0	A = Reg[IR[7-4]]
	RegWrite = 0	B = Reg[IR[3-0]]
	MemRead = 0	C = Reg[IR[11-8]]
	MemWrite = 0	D = Reg[IR[[2'b10,IR[9-8]]]
	IRWrite = 0	E = Reg[IR[2'b11,IR[11-10]]]
	Branch = 0	
	All other don't care	
State 2	ALUSrcA = 01	Add instruction, Register
	ALUSrcB = 000	Addressing.
	ALUop = 010	ALUout = RS1 + RS2
	MemReadI = 0	ALUout = A + B
	PCWrite = 0	Opcode: 1000
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 3	MemToReg = 0	R-type Instruction
	RegDst = 1	RD = ALUout
	RegWrite = 1	Reg[IR[11-8]] = ALUout
	MemReadI = 0	
	PCWrite = 0	ALUout goes into the write
	MemRead = 0	data input
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 4	ALUSrcA = 01	Subtract instruction,
	ALUSrcB = 000	Register Addressing.
	ALUop = 110	ALUout = RS1 - RS2

	NA 5 1: 5	
	MemReadI = 0	ALUout = A - B
	PCWrite = 0	Opcode: 1100
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 5	ALUSrcA = 01	Logical NAND Register
	ALUSrcB = 000	Addressing
	ALUop = 000	ALUout = RS1 nand RS2
	MemReadI = 0	ALUout = A nand B
	PCWrite = 0	Opcode: 1011
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 6	ALUSrcA = 01	Logical OR Register
	ALUSrcB = 000	Addressing
	ALUop = 001	ALUout = RS1 or RS2
	MemReadI = 0	ALUout = A or B
	PCWrite = 0	Opcode: 1111
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 7	ALUSrcA = 10	Addition Immediate
	ALUSrcB = 101	Addressing (Sign extended)
	ALUop = 010	ALUout = RD + Sign
	MemReadI = 0	extended Immediate data
	PCWrite = 0	ALUout = C + Sign extended
	RegWrite = 0	Immediate data
	MemRead = 0	Opcode: 1001
	MemWrite = 0	Opcode. 1001
	IRWrite = 0	
	Branch = 0	
<u> </u>	All other don't care	A delite
State 8	ALUSTCA = 10	Addition Immediate
	ALUSrcB = 100	Addressing (upper byte
	ALUop = 010	filled by zeros)
	MemReadI = 0	ALUout = RD + append zeros
	PCWrite = 0	ALUout = C + append zeros
	RegWrite = 0	Opcode: 1010

	N4. D. L. C.	1
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 9	ALUSrcA = 10	Subtraction Immediate
	ALUSrcB = 101	Addressing (Sign extended)
	ALUop = 110	ALUout = RD - Sign
	MemReadI = 0	extended Immediate data
	PCWrite = 0	ALUout = C - Sign extended
	RegWrite = 0	Immediate data
	MemRead = 0	Opcode: 1101
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 10	ALUSrcA = 10	Subtraction Immediate
	ALUSrcB = 100	Addressing (upper byte
	ALUop = 110	filled by zeros)
	MemReadI = 0	ALUout = RD - append zeros
	PCWrite = 0	ALUout = C - append zeros
	RegWrite = 0	Opcode: 1110
	MemRead = 0	·
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 11	ALUSrcA = 10	Logical NAND Immediate
	ALUSrcB = 101	(sign extended)
	ALUop = 000	ALUout = RD nand Sign
	MemReadI = 0	extended Immediate data
	PCWrite = 0	ALUout = C nand Sign
	RegWrite = 0	extended Immediate data
	MemRead = 0	Opcode: 0111
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 12	ALUSrcA = 10	Logical OR Immediate (sign
State 12	ALUSICA = 10 ALUSICB = 101	extended)
		· · · · · · · · · · · · · · · · · · ·
	ALUop = 001	ALUout = RD or Sign
	MemReadI = 0	extended Immediate data
	PCWrite = 0	ALUout = C or Sign extended
	RegWrite = 0	Immediate data
	MemRead = 0	Opcode: 0110
	MemWrite = 0	
	IRWrite = 0	

	Branch = 0	
	All other don't care	
State 13	ALUSrcA = 10	Shift Left Logical
	ALUop = 011	ALUout = RD << immediate
	Shiftop = 01	data
	MemReadI = 0	ALUout = C << immediate
	PCWrite = 0	data
	RegWrite = 0	Opcode: 0000
	MemRead = 0	Func Field: 0001
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 14	ALUSrcA = 10	Shift Right Logical
	ALUop = 011	ALUout = RD >> immediate
	Shiftop = 10	data
	MemReadI = 0	ALUout = C >> immediate
	PCWrite = 0	data
	RegWrite = 0	Opcode: 0000
	MemRead = 0	Func Field: 0010
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 15	ALUSrcA = 10	Shift Arithmatic Right
	ALUop = 011	ALUout = RD >>> immediate
	Shiftop = 11	data
	MemReadI = 0	ALUout = C >>> immediate
	PCWrite = 0	data
	RegWrite = 0	Opcode: 0000
	MemRead = 0	Func Field: 0011
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
State 16	All other don't care	Daniel Farial
State 16	ALUSrcA = 01 ALUSrcB = 000	Branch Equal
		If (A-B = 0) zero bit set PC = C
	ALUop = 110 PCWrite = 0	
		Opcode: 0100
	PCWriteCond = 1 PCSrc = 10	
	MemReadI = 0	
	RegWrite = 0 MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 1	

	All other don't care	
State 17	ALUSrcA = 01	Branch not Equal
	ALUSrcB = 000	If (A-B != 0) zero bit not set
	ALUop = 110	PC = C
	PCWrite = 0	Opcode: 0101
	PCWriteCond = 0	
	PCSrc = 10	
	MemReadI = 0	
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 1	
	All other don't care	
State 18	ALUSrcA = 00	Jump Instruction.
	ALUSrcB = 011	PC = PC +
	ALUop = 010	sign_extend(IR[11:0])
	PCSrc = 00	Opcode: 0011
	PCWrite = 1	
	MemReadI = 0	
	RegWrite = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 19	ALUSrcA = 11	Target Address calculation
	ALUSrcB = 010	for LW and SW.
	ALUop = 010	ALUout = Reg{2'b10,IR[9-8]}
	PCWrite = 0	+ sign extend(IR[7:0]<<1)
	MemReadI = 0	ALUout = D + sign
	RegWrite = 0	extend(IR[7:0]<<1)
	MemRead = 0	Opcode: 0001,0010
	MemWrite = 0 IRWrite = 0	
	Branch = 0	
	All other don't care	
C+a+a 20	MemWrite = 1	Store Word Instruction
State 20	PCWrite = 0	
	MemReadI = 0	Memory[ALUout] = Reg[IR({2'b11,IR(11:10)})]
	RegWrite = 0	Reg[ik({2 b11,ik(11:10)})] Memory[ALUout] = E
	MemRead = 0	Opcode: 0010
	IRWrite = 0	Opcode: 0010
	Branch = 0	
	All other don't care	
State 21	MemRead = 1	Load Word Instruction
State 21	PCWrite = 0	
	PCWITE = 0	MDR = Memory[ALUout]

	MemReadI = 0	Opcode: 0001
	RegWrite = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	
State 22	MemToReg = 1	Load Word Instruction
	RegDst = 0	Reg[{2'b11,IR(11:10)}] =
	RegWrite = 1	MDR
	PCWrite = 0	Opcode: 0001
	MemReadI = 0	
	MemRead = 0	
	MemWrite = 0	
	IRWrite = 0	
	Branch = 0	
	All other don't care	

State Diagram

1) Add instruction Register Addressing opcode 1000

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 2 \rightarrow State 3

2) Subtract instruction Register Addressing opcode 1100

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 4 \rightarrow State 3

3) NAND instruction Register Addressing opcode 1011

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 5 \rightarrow State 3

4) OR instruction Register Addressing opcode 1111

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 6 \rightarrow State 3

5) Addition Immediate Addressing (Sign extended) opcode 1001

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 7 \rightarrow State 3

6) Addition Immediate Addressing (upper byte filled by zeros) opcode 1010

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 8 \rightarrow State 3

7) Subtraction Immediate Addressing (Sign extended) opcode 1101

State 0 (IF)
$$\rightarrow$$
 State 1 (ID) \rightarrow State 9 \rightarrow State 3

- 8) Subtraction Immediate Addressing (upper byte filled by zeros) opcode 1110

 State 0 (IF) → State 1 (ID) → State 3
- 9) Logical NAND Immediate Addressing (Sign extended) opcode 0111
 State 0 (IF) → State 1 (ID) → State 11 → State 3
- 10) Logical OR Immediate Addressing (Sign extended) opcode 0110

 State 0 (IF) → State 1 (ID) → State 12 → State 3
- 11) Shift Left Logical opcode 0000 Func Field 0001

 State 0 (IF) \rightarrow State 1 (ID) \rightarrow State 13 \rightarrow State 3
- 12) Shift Right Logical opcode 0000 Func Field 0010

 State 0 (IF) → State 1 (ID) → State 14 → State 3
- 13) Shift Arithmatic Right opcode 0000 Func Field 0011

 State 0 (IF) → State 1 (ID) → State 15 → State 3
- 14) Branch Equal opcode 0100

 State 0 (IF) → State 1 (ID) → State 16
- 15) Branch Not Equal opcode 0101

 State 0 (IF) → State 1 (ID) → State 17
- 16) Jump opcode 0011

 State 0 (IF) \rightarrow State 1 (ID) \rightarrow State 18
- 17) Store Word opcode 0010

 State 0 (IF) → State 1 (ID) → State 19 → State 20
- 18) Load Word opcode 0001 State 0 (IF) \rightarrow State 1 (ID) \rightarrow State 19 \rightarrow State 21 \rightarrow State 22

Note: After the last state it starts again from state zero

Test instructions being executed -

```
1000 1101 1000 0111
// add reg7, reg8 store in reg13
1001_0001_1000_0000
//imm. add sign extended 1000 0000 to reg1, store in reg1
1010 0010 0000 0100
// imm. add 4 to reg2 and store in reg2
1100 1110 1000 0111
// subtracting reg7 from reg8 store in reg14
1101_0101_1000_0000
// imm. sub sign extended 1000_0000 from reg5 and store in reg5
1110_0100_0000_0011
// imm. sub 3 from reg4 and store in reg4
1111 1111 1000 0111
// OR reg7, reg8 store in reg 15
0000 1000 0010 0011
// shift reg8 arithmetic right by 2
0001 0001 0000 0000
// load word to reg 12 from address specified by reg9
1010 0010 0000 0010
// add reg2 to 2 store in reg2
0011 0000 0000 0110
// jump 6 Bytes
1010 0010 0000 0010
// garbage
1010_0010_0000_0010
// garbage
1010_0010_0000_0010
// garbage
0010 01 10 0000 0000
//store reg13 in dat mem, at location specified by reg10
0000_1000_0100_0001
// reg8 logical left shift by 4
0000 1000 0001 0010
```

```
// r8 log right by 1
1011_1111_0001_0010
// nand reg1 and reg2 store in reg15
0111 1111 0000 0000
// imm. NAND of reg15 with 0000_0000
0110_1111_0000_0000
// imm. OR of reg15 with 0000 0000
0011_0000_0000_0100
//jump 4 Bytes
0100 0011 1000 0111
// branch to addresss in reg3, if reg7, reg8 equal
0101_0011_1000_0111
// branch to addresss in reg3, if reg7, reg8 not equal
_____
1000 1101 1000 0111
// add reg7, reg8 store in reg13
1001 0001 1000 0000
//imm. add sign extended 1000_0000 to reg1, store in reg1
1010_0010_0000_0100
// imm. add 4 to reg2 and store in reg2
1100 1110 1000 0111
// subtracting reg7 from reg8 store in reg14
1101 0101 1000 0000
// imm. sub sign extended 1000_0000 from reg5 and store in reg5
1110 0100 0000 0011
// imm. sub 3 from reg4 and store in reg4
1111_1111_1000_0111
// OR reg7, reg8 store in reg 15
0000_1000_0010_0011
// shift reg8 arithmetic right by 2
0001_0001_0000_0000
// load word to reg 12 from address specified by reg9
1010_0010_0000_0010
// add reg2 to 2 store in reg2
0011 0000 0000 0110
```

```
// jump 6 Bytes
1010_0010_0000_0010
// garbage
1010 0010 0000 0010
// garbage
1010_0010_0000_0010
// garbage
0010_01_10_0000_0000
//store reg13 in dat mem, at location specified by reg10
0000 1000 0100 0001
// reg8 logical left shift by 4
0000_1000_0001_0010
// r8 log right by 1
1011 1111 0001 0010
// nand reg1 and reg2 store in reg15
0111 1111 0000 0000
// imm. NAND of reg15 with 0000_0000
0110_1111_0000_0000
// imm. OR of reg15 with 0000_0000
0100_0011_1000_0111
// branch to addresss in reg3, if reg7, reg8 equal
0101 0011 1000 0111
// branch to addresss in reg3, if reg7, reg8 not equal
```