### ECE 0313, COMPUTING SYSTEMS ATCHITECTURE, FAIL ZUZI QUIZ Z SUIUTIONS

1. In the conventional fully bypassed 5-stage pipeline discussed in class, we were able to make the assumption that the ALU is able to complete in one cycle because we assumed integer operations. For this problem, we will assume that the ALU takes two cycles to complete. In other words, the ALU is pipelined itself, making the entire pipeline 6 cycles. The ALU only generates a result after 2 cycles (i.e., there is no way to extract any meaningful result after the ALU's first cycle). Memory (instruction and data) still returns data after only one cycle. You may ignore branch and jump instructions in this problem.

As a first step, we will examine how this changes data hazards. For this question, we will examine only the ALU-ALU read after write (RAW) hazard where the two instructions are consecutive:

ADD x1, x2, x3 
$$#x1 \le x2 + x3$$
  
ADD x5, x4, x1  $#x5 \le x4 + x1$ 

- (i) Describe how would you resolve this hazard with the minimum number of bubbles (if any) using a combination of data forwarding and stalls (if necessary).
- (ii) Then fill the following timing diagram to illustrate how the pipeline will behave, and show where data forwarding happens, if at all, by drawing an arrow between the two stages that participate in it.

	CCO	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
ADD x1, x2, x3	IF	ID	ALU 1	ALU 2	MEM	WB			
NOP									
ADD x5, x4, x1			IF	ID	ALU 1	ALU 2	MEM	WB	

Data forwarding alone does not suffice here because by the time the first ALU instruction completes the second ALU (execute) step, the second ALU instruction is already in the first ALU step and thus it's too late.

Therefore, a NOP between the 2 instructions, as well as data forwarding between the second ALU step and the decode step.

I-Mem	1 Register Read	Register Write	D-Mem Read	D-Mem Write
140pJ	70pJ	60pJ	140pJ	120pJ

Assume that components in the datapath have the following latencies. You can assume that the other components of the datapath have negligible latencies.

I-Mem	Control	Register Read or Write	ALU	D-Mem Read or Write
200 ps	150 ps	90 ps	90 ps	250 ps

1.1 How much energy is spent to execute an **addi** instruction in a single-cycle design and in the five-stage pipelined design

```
I-Mem is read, two registers are read, and a register is written We have: 140\text{pJ} + 2*70\text{pJ} + 60\text{j} = 340\text{pJ}
```

1.2 How much energy is spent to execute a **lw** instruction in a single-cycle design

$$140$$
pJ +  $2*70$ pJ +  $60$ pJ +  $140$ pJ =  $480$ pJ

1.3 How much energy is spent to execute a beq instruction in a single-cycle design

$$I-Mem + 2 registers = 140pJ + 2 * 70pJ = 280pJ$$

#### ELE 0313, COMPULING SYSTEMS ATCHITECTURE, FAIL 2021 QUIZ 2 SOLUTIONS

1. In the conventional fully bypassed 5-stage pipeline discussed in class, we were able to make the assumption that the ALU is able to complete in one cycle because we assumed integer operations. For this problem, we will assume that the ALU takes two cycles to complete. In other words, the ALU is pipelinea itself, making the entire pipeline 6 cycles. The ALU only generates a result after 2 cycles (i.e., there is no way to extract any meaningful result after the ALU's first cycle). Memory (instruction and data) still returns data after only one cycle. You may ignore branch and jump instructions in this problem.

As a first step, we will examine how this changes data hazards. For this question, we will examine only the ALU-ALU read after write (RAW) hazard where the two instructions are consecutive:

ADD x1, x2, x3 
$$#x1 \le x2 + x3$$
  
ADD x5, x4, x1  $#x5 \le x4 + x1$ 

- (i) Describe how would you resolve this hazard with the minimum number of bubbles (if any) using a combination of data forwarding and stalls (if necessary).
- (ii) Then fill the following timing diagram to illustrate how the pipeline will behave, and show where data forwarding happens, if at all, by drawing an arrow between the two stages that participate in it.

	CC0	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
ADD x1, x2, x3	IF	ID	ALU 1	ALU 2	MEM	WB			
NOP			3						
ADD x5, x4, x1			IF	ID	ALU 1	ALU 2	MEM	WB	

Data forwarding alone does not suffice here because by the time the first ALU instruction completes the second ALU (execute) step, the second ALU instruction is already in the first ALU step and thus it's too late.

Therefore, a NOP between the 2 instructions, as well as data forwarding between the second ALU step and the decode step.

### Problem 3.

Consider the following RISC V Instruction sequence executing in a 5-stage pipeline:

```
or x13, x12, x11

ld x10, 0(x13)

ld x11, 8(x13)

add x12, x10, x11

subi x13, x12, 16
```

3.1 Identify all of the data hazards and their resolution with NOPs assuming no forwarding or hazard detection hardware is being used

# Hazards identified:

## NOPS introduced to resolve Hazards:

or **x13**, x12, x11

NOPS

NOPS

1d x10, 0 (x13)
 EX to 1<sup>st</sup> RAW Hazard resolution with 2 NOPs
 1d x11, 8 (x13)
 EX to 2<sup>nd</sup> RAW Hazard resolved as well from above 2 NOPs

NOPS

NOPS

add **x12**, **x10**, **x11**MEM to 1<sup>st</sup> RAW [load-use-data] & MEM to 2<sup>nd</sup> Hazards

resolved with 2 NOPs

NOPS

NOPS

subi x13, x12, 16 Ex to 1<sup>st</sup> only RAW Hazard resolved with 2 NOPs

3.2 If there is forwarding, for the first seven cycles during the execution of this code, *specify* which signals are asserted in each cycle by hazard detection and forwarding units in Figure below.

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

	Clock Cycle	1	2	3	4	5	6	7	8	9	10
1	or	IF	ID	EX	MEM \	WB					
2	ld		IF	ID '	EX	MEM	WB				
3	ld			IF	ID	EX	MEM \	WB			
4	NOP	mandato	ory NOP	for whi	ch no fo	rwardin	g solut	on poss	ible: l	oad-data	-use
5	add					IF	ID	EX	MEM	WB	
6	subi						IF	ID	EX	MEM	WB

(1)	A=x	B=x	(no instruction in EX stage yet)
(2)	A=x	B=x	(no instruction in EX stage yet)
(3)	A=0	B=0	(both operands of the or instruction: $x11$ , $x12$ come from Reg File)
(4)	A=2	B=0	(base (RS1) in first 1d (x13) taken from EX/MEM of previous instruction)
(5)	A=1	B=0	(base (RS1) in 2nd 1d (x13) taken from MEM/WB of a previous instruction)
(6)	A=x	B=x	(no instruction in EX stage yet because NOP introduced to resolve MEM to $1^{st}$
(7)	A=0	B=1	(RS2 in the add instruction is $x11$ which is forwarded from MEM/WB of $2^{nd}$
			ld, the result of the $1^{st}$ ld (x10) has already been written into Reg File in CC 6
			- so, no forwarding necessary for first operand)
(8)	A=1	B=0	(RS1 of subi instruction forwarded from EX/MEM of add instruction)

**5.** Indicate if the following modifications (A,B,C) will cause each of the three metrics (three rightmost columns) to *increase*, *decrease*, or have *no effect*. Explain your reasoning

Assume the initial machine is pipelined. Also assume that any modification is done in a way that preserves correctness and maintains efficiency, but that the rest of the machine remains unchanged.

		Instructions/Program	CPI (Cycles/Instruction)	Circuit complexity
A	Replace the 2 operand ALU with a 3 operand one and add 3 operand register-register instructions to the ISA (for example, ADD rs1,rs2,rs3,rd )	Decrease The new instructions will replace any two- instruction sequence that accomplished the same, such as ADD rs1, rs2, rd ADD rs3, rd, rd	The same The ALU will perform the three-way addition in one cycle. Also acceptable increase because more RAW	Increase Three-operand ALU is more complex than a two-operand one
В	Use the same ALU for instructions and for incrementing the PC by 4	The same No difference to instructions	Increase All instructions now use the same ALU ALU operations now have to stall	Decrease Now there is one less adder/ALU cycle
С	Increase the number of user registers from 32 to 64	The same or decrease If the more registers enable the Compiler to avoid loads and stores, Decrease. Otherwise the same.	The same Does not affect the actions of each instructions	Increase  More registers  complicate the register  file

<sup>5)</sup> No. of stages of pipeline is 5 and stages one felch, decode, ALU, memory is writeback stage. For givencode we see Hazard blu xor i sw instruction and also between addit or instruction. As it is having warard unit, forwarding bakes care of it.

At oth cycle; instruction 1 xor is in write back stage as forwarding is there it is written to so in cycle w. So no operation on cycles.

At cycle &, addit is in memory stakes as it is arithmetic operation no operation done in this stage and addition is performed, no reading or writing is performed.

At cycle &, sw is in Decode stage and it reads from register so.

At cycle &, sw is in Decode stage, hence no reading writing.

At cycle &, or is in fetch stage, hence no reading writing.

Assume 5 stages (IF (Instruction letth), Instruction decode(10), Execution (Ex), memory (Mem), write Back (WB))

IF, ID, MEM, WB takes I clock cycles, Ex takes 2 clock cycle.

I Instruction ADD XI, Xa, X3

(X1 + 767 + X3

Iz Instruction ADD X5, X4, X1

x5 ← x4+X1

There exists Read after while hozands (RAW) between I, 2I2. First Anstruction should be executed them only second statement should be executed. If second instruction is executed first then x, take old value, not updated Value by I, instruction.

	CCO	CCI			cycle			CG	C(8	CCg
I,	IF	aı	Ex	Ex	MEM	WB				
		IF			-		Ex	Ex	Mem	WB

find Indinuction executed normally, we can fetch, we can decode

Second instruction but we can not execute Ia as because

It instruction is not executed and write book updated. We can

execute Ia only after (C5 (clock cycle 5) when It is

executed Completely.

(a) tresolving hazards by data formwarding

Output of Execution stage is forwarded to input of Execution stage of Iz milnuction.

data forwarding blu Execution stage of I, & Execution stage of Iz. By doing data forwarding we have minimize no of stall cycle (Specially 2 stall cycle).

Without Using data for warding = 03 stall cycles with data forwarding = 01 stall cycle.

	CCo	cci	((2	((3	Cly	((5	(6	(4	((8	((9	
Û	IF	ID	Ex	Ex	@mem	WB					
J.		IF	ID	-	6-Ex	Ex	Mam	WB			1

To minimize the stall in the Pipeline because of true data dependency existed blue two mishruchion. We use here operand farwarding also called Bipcuring on short convibuy.

Operand forwarding means " One stage ALU olp is Connected as another stage ALU ilp."

CS Scanned with

I-Mem	1 Register Read	Register Write	D-Mem Read	D-Mem Write
140pJ	70pJ	60pJ	140pJ	120pJ

Assume that components in the datapath have the following latencies. You can assume that the other components of the datapath have negligible latencies.

I-Mem	Control	Register Read or Write	ALU	D-Mem Read or Write
200 ps	150 ps	90 ps	90 ps	250 ps

1.1 How much energy is spent to execute an **addi** instruction in a single-cycle design and in the five-stage pipelined design

```
I-Mem is read, two registers are read, and a register is written
We have: 140\text{pJ} + 2*70\text{pJ} + 60\text{j} = 340\text{pJ}
```

1.2 How much energy is spent to execute a lw instruction in a single-cycle design

$$140$$
pJ +  $2*70$ pJ +  $60$ pJ +  $140$ pJ =  $480$ pJ

1.3 How much energy is spent to execute a beq instruction in a single-cycle design

$$I-Mem + 2 registers = 140pJ + 2 * 70pJ = 280pJ$$

