

Examination Book

A student using or receiving unauthorized assistance during an examination, as from notes or other students, is in violation of academic regulations and is subject to academic discipline, including forfeiture of credit for the course, probation and dismissal from NYU Tandon School of Engineering.

Name AMRUTHA PATIL	
Subject <u>C6A</u>	I.D. No. <u>AP7982</u>
Instructor	
Exam. Seat No	Section
Date	Grade



- 1. Given that g is register x5.
 h is negister x6.
- 1. (i). BLT X6, X5 CONDI BLT X5, X6 CONDI
 ADDI X5, X5, I

 CONDI: ADDI X6, X6, -1
- 1.(ii). BGE X5, X6, CONDI LD X6, X0 CONDI: LD X5, X0

2. Given two registers one X5 and X6.

The best algorithm to swap 2 two registers without using a 3rd register is:

tet

X5 := X5 XOR X6 (XOR the registers & store in X5)

X6 := X6 XOR X5 (XOR the registers & store in X6)

X5 := X5 XOR X6 (XOR the registers & store in X5)

The RISC-V coole:

XOR X5, X6

XOR X5, X6

XOR X5, X6

addi is an I type instruction Hence, it will take up nead, two negisters with read, and one register is written.

Therefore

Energy spent = i mem + 2x Iregister read + register write = 140 pJ + 2x 70pJ + 60 pJ

= 340 pJ

ld is a R type instruction.

Hence, energy spent is similar to 1-type plus another 140pJ.

Therefore,

Energy spent = 140 pJ + 2×70 pJ + 60pJ + 140 pJ

beg will take up i-mem and 2 sugistern. Therefore,

Energy spent = 140pJ + 2x70pJ = 280 pJ

· Data forwarding is required to nesolve this hazard. The second add instruction will require the value of XI. Hence data needs to be forwarded from first add to second add after completion of the ALV. · We need to use stalls here as well. NOP needs to be inserted after the first add. Since B. the first add has 2 ALV cycles the second add a needs to wait for it's completion to access the value of XI. · Therefore, data forwarding and NOP is required to resolve this hazard. ADD X1, X2, X3 ADD X5, X4, X1

4.										1
4.2.		CCo	CCI	CC2	cc3	CCH	CC5	CC6	cct	cc8
	ADD XI,X2,X3		ID	ALU	ALU					
	ADD XS, X4, X1			IF	ID	AW	ALU	MEM	WB	
	NOP	requir	red he	ne.						
		7				M				
	Therefore	alt	er a	ddine	a No	Pan	du	filizi	ina	
	Therefore, data.	lorwa	ndino	we (hay	e:			J	
		,								
		60	.0							
	ADD XI, XX X	3								
	POD X5, X4,									
		1	co co	100	2 003	сси	ccs	206	ct c	c2
	ADD XI, X2,	3 IF	15	ALL		MEM				
	NOP						10			
	ADD XS, XA, X	a l		IF	10	ALU	ALU N	IEM V	1B	
						-1				
							12.0			
						- 4				
					1					
					A					

the loop will run for 5 times until the value of so is o Hence the total cycles of this program is given by: Also, the no. of instructions executed is given by 1+ (3*5) + 1 = 17 Therefore, CPI = 57 = 3.35

											7		
6.		1	2'	3	4	5	6	7	8	9			
155	Xox	IF	10	EX	MEM	WB		7	138				
	addi		IF	10	EX	MEM	MB			all boil			
	lw			IF	10	EX	MEM	WB		-54			
	SW		وناه		IF	ID	Ex	MEM	WB				
	07				# 20	IF	10	EX	MEM	HIB			
	At	5th	clock	ajo	le:		r 0	X	18. 1	- >>			
	• At	51h	clock	cyc	le th	ne XI	i ro	nstru	ctron	can	pletes		
	its	ex	ecuti	on O	and	wr	ites	the	valu	le ir	nto		
	5				n Juli				3X	300			
	· The	ad	oli i	nstru	ction	con	np let	es it	s ex	xe cut	ion &		
	· The la instruction performs execution.												
	· Th	ie s	iw i	notre	ction	is	alec	odid	OP!				
	• th	L 0'	r in	An c	tion	fetc	hu	the	Vegi	isters			
	o the or instruction fetches the registers. so and sl.												
	• 51	is	being	w	itten			A	1				
	50,	51,	54	are	beir	ig r	ead						
	the	haza	ud	det	e chic	m '	unit	:	1				
	-) need	d to	ta	Ke	Care	0)	bote	1 7	ead	and			
	M31-	te or	1 0	1.									
-	→ sto	ilk	Mec	\	o ix	stall	ed	for	babe	n en	xecution.		
		The second						1					
						- 1							

Give 5 stage pipeline is: or x13, x12, x11 ld X10, 0 (X13) Ex to 1st RAW ld XII, 8 (XI3) EX to 2nd RAIW add x12, X10, X11 MEM to 1st RAW & MEM to 2 rd RAW EX to 1st RAW. subi x13, x12, 16 The data hazards & their nesolution: · Ex to 1 FAW hazard occurs when value of X13 is accessed by Id instruction when it is still in Use by Ex of or instruction. It can be resolved with 2 NoPs. · Ex to 2 RAW hazard occurs when value of XII is accessed by and ld instruction when it is still in use by Ex of or instruction. It can be gresolved with 2 NOPs. · MEM to 1st and MEM to 2nd occurs when add instruction tries to access XII and XID grespectively. It can be resolved with a NoPs. · Ex to 1st RAW hazard occurs when value of x12 is accessed by subi instruction when while it is still in use by EX of add instruction.

OR XB, XD, XII NOP NOP ld x10, 0 (x13) ld x11, 8(x13) NOP NOP add x12, x10, X11 NOP NOP subi x13, x12, 16

7.	2.									y.	9×	23
			1	2	3	4	5	6	7	8	9	10
	1	091	15	ID	EX	MEM	MB					1.7.4
	2	ld		IF	ID	EX	MEM	MB	SI W		2.59	
	3	ld			IF	10	EX	WEM	MB		of the last	had S
	4	NOP	Cq	octa lo	ad us	haz						
	5	add				- 11	IF	10	EX	MAM	WB	MIN
	6	subi								4	MEM	
											A	3, ,
		1 Forward A = X Forward B = X										
		N	io in	struc	tion			-		V.		
		@ For						rd P	= ×	(
		N	lo i	nstr	ction	1.						
		No instruction. 3 Forward A = 0 Forward B = 0										
		b	oth.	regist	eys o	OR	inst	Ϋ́				
		19 For	ward	A =	2.		Foru	Jard	R =	0		
		R51 1	n 15	+ ld	fur	m 1	Ex (1	MEN	1			
		(5) for	ward	A =			For	Ware	12 :	0		
		R51	in :	and L	4 6	ww	Me	M /	1.12	0		
		6 Foru	payd f	7 =	X	and and	Fo	(12)	40	- ~		
		N	lo in	structi	m.	L		····	410	- ^		
		For	ware	1A =	D		F	27	~15			
9.00		R52 in	a add	d int	xuction	n tu	Dua	100	rak	- 8		
		lox	livet o	nnoyas	nd		WITT I	VIEM	IME	3,	no	oxuo
		RS2 in add instruction from MEM/WB, no forwarding for first operand. (3) ForwardA = 1 ForwardB = 0										
						tima	le	oru)	ard	3=	0	
		RSI of subi instruction from EX/MEM.										

C - 11

-

1