Q.3) 1) Instruction memory is read, 2 hegisters are read & one & witten Energy consumed for addi = 140pg + 2+ 70pg + 60pg 2) Instruction memory is read, 2 registers are read be data memory is written onto.

Energy consumed for ld = 140pg + 2*70pg + 120pJ 3) Instruction memory is read, 2 registers are read Energ consumed for beg = 140 pt + 2* 70 pt (3.4) i) Data forwarding alone does not suffice as by the time the first ALV Enstruction already computes executes completes the second step, the second ALV Institution & already there in first ALV step. Thus, Its too late.

Hence, NOP between 2 Enstructions as well as the forwarding between second ALV step & deco step is required.

\										
0.42)	,	CO	CCI	CCQ	CC3	CC4	CCS	CC6	α7	Cc8
	add x1,x2,x3		ID	AWI	AWa	MEH	WB			
					1					
	NOP		- 17.1			e militare in the		-		
	1007						7 47	,		
	add x5, x4, x1			IF	ID	AWI	Awa	MEM	WB	

B.Dijalede for grh:

ble x6, x6, Else // goto else if g = h

addi x5, x6, | 1/g = g + 1

beg, x0, x0, ext |/ if 0=0 goto exit

else: addi x6, x6, -1 // h= h-1

ext.

ii) Lode for 92= h

bit x6, x5, else || goto else If heg

sub x5, x6, x5 || 9=9-9=0

beg, x0, x0, Exit || 8f 0=0 goto exit

else: Sub x6, x6, x6 || h=h-h-0

exit.

Moidors 0.7)1) 04 x13, x12, x11 ld x10, O(x13) 1/ Ex to 1st RAW Hazard ld XII, 8(XI3) 11 EX to 2nd RAW Hazard add x12, x10, x11 /1 MEN to 1st RAW 88 NEM to 2nd RAW subl x13, x12, 16 /1 Ex to 1st RAW Hazard or x13, x12, x11 NOP NOP ld x10, 0(x13) ld x11,8(x13) NOP NOP add x12, x10, x11 MOP

NOP

9ubi X13, X12, 16

Pbp2022 N10102389

												101010	2589
9.72)			ı	2	3	u \	6	6	7	8	9	10	
J	04	,	IF	ID	Ex	MEH	WB						
	ld	L		1F	ID	EX	MEN	WB					
	ld	l			1F	ID	EX	MEM	WB				
	N	OP					4				1		
	1	dd					1F	1D	EX	MEH	1		
	S	Jdu						11F	ID	EX	MEM	WB	
									in the second	11.0			Elution
								-		-		ge ye	
	2)	A=X	В	= X		no s	Enstruc	tion	20	EX	Sto	ige y	et .
	3)	A=0	В	0 1	l both	i op jister	erand file	2 of) Or	, %][₩ XI	Q (0)	ne from
	4) A=02 B=0 // Base address of x13 taken from ME of poersious Enskucken												
	5)	A= 1	8:	0 []	Base	n M	iem e	sea of 1	iond poerf	ous	X13	tak	en n
	6)	A=	x (3= x	1/ 4	10 S	Postu	chor	า ใ	n E	x ye	t coz	c of noop

A=0 B=1 // RS2 En add Enstauetion to x11 which is

(3.7 2) CONTD founded from MEM of 2nd ld, the south of 1st ld has already been watten into so foundating for 1st operand A-1 B=0 | RSI of subt focusuded from EXIMEM 0.2) Consider following example: a= 3, b= 9 We need to swap values a= a+b = 3+6=8 b= a-b= 8-3= 3 a= a-b=8-3=6. Thus, a= 5 & b=3. Vode &: Q= Q+b b = a-b a= a-b. Say a's value is in x5 & b's value in x6.

136 11. 11

Q.2) RISC V code-

add x5, x6, x6 | $1 \times 6 = x5 + x6$. a = a + bsub x6, x6, x6 | $1 \times 6 = x5 - x6$. b = a - bsub x5, x6, x6 | $1 \times 6 = x6 - x6$ a = a - b

Pbp: NIOIC

								, .	
XOR SI, SQ, S3	1F	ID	EX	MEY	TWB				
addi so ,53,-4		1F	ID	EX	May	WB			
ln 83, 16 (s7)			1F	1D	EX	MEN	WE	3	
Sw 34,20(SI)	,			IF	ID 1	5x	MEY	WB	
or ta, so, s)					IF 1 6 SH	D E	Ex l	MEM	W
Rout of xor	& w	itter	z bo	rck	to.	૪૯૦ હ	ter.	B.Sl	En
lat stoop 5. 0	adi	19	In.	mem	AR 11	etac	20	(
At stage 5, lo	0 13	In In	ere de	code	(AL Sta	10) 9e	Stag	e,	
At stage 5, 0x Hence, only SI	S S	2n Lorett	fetc en	h în	stage 516	o cycle			,
U						,			
	addi so, s3, -4 lo s3, 16 (s7) Sw 34, 20 (s1) Or ta, so, s1 Result of xor At stage 5, x At stage 5, x	addi so, s3, -4 Lo s3, 16 (s7) Sw 34, 20 (s1) Or ta, so, s1 Result of xor & w At stage 5, xor &	addi so, s3, -4 In s3, 16 (s7) Sw 34, 20 (s1) Or ta, so, s1 Result of xor is witter At stage 5, xor is a At stage 5, xor is 8	addi so, s3, -4 Lio s3, 16 (s7) IF Sw 34, 20 (s1) Or ta, so, s1 Result of xor & witten by At stage 5, xor & for a	addi so, s3, -4 lo s3, 16 (s7) Sw s4, 20 (s1) Result of xor & water back At stage 5, xor & in water At stage 5, xor & in water	addi so, s3, -4 IF ID EX MAY LO S3, 16 (s7) IF 1D EX SW S4, 20 (s1) Or t2, s0, s1 Result of xor & witten back to At stage 5, xor & In write back At stage 5, xor & In write back	addi so, s3, -4 IF ID EX MEN LO S3, 16 (s7) IF ID EX MEN Sw 34, 20 (s1) IF ID EX Or ta, so, s1 IF ID EX Lo Sth cycle Result of xor is in write back sto At stage 5, xor is in write back sto At stage 5, xor is in memory stops	addi so, s3, -4 IF ID EX MAY WE Sw s4, 20(S1) IF ID EX MAY Or ta, so, s1 IF ID EX MAY General She give Result of xor & witten back to register. At stage 5, xor & n. memory stage.	addi so, sz, -4 IF ID EX MAY WB LO SZ, 16 (ST) IF ID EX MAY WB Sw 34, 20 (SI) IF ID EX MAY WB Or ta, so, si IF ID EX MAY WB LO STHO GULE Result of xor & with back to register B. si At stage 5, xor & in with back stage

	,		1	
Q.8)		Inskuct Prog	CPI	arust
• /	Replace the 2 op-	Decrease	Same	Increase
*	-evand Aw weth a	New Instruction	AW will	3 operand
	3 operand one &	well replace any	perform 3-	ALU B
	add 3 operand	2 Instruction seq.	way adolition	more
	rgister - rgister	that achieved	In one gide.	complex than
	Enstructions to	Same such as,	Acceptable	a operand.
	ISA (for ex: add	add xs1, xs2, xd	Encrease because	•
	Dr, 256, 628, 128	add rs3, rd, rd	mere RAW	
	Use same ALU	Same	Increase	decrease
la la	for Prestructions &	No difference	All Posteuction	- 2
v	for Encrementing	to Enstructions	use same	one less
	pc by 4		ALU. ALU	adder JAW
	. 0		Operations	cycle.
		/	have to stall	V
	Increase the	The same or	Same	decrease
	number of user	decrease	does not	More regesto
	regesters from 32	9 more roster	affect actions	complicate
	to 64.	chable compiler	of each	syster fle.
		to avoid loads	Instruction	,
		& stacs then	,	
		decrease otherw	O USE	
		Same		
			•	

0.5

TOCK