

**NYU****TANDON SCHOOL  
OF ENGINEERING**

# Examination Book

A student using or receiving unauthorized assistance during an examination, as from notes or other students, is in violation of academic regulations and is subject to academic discipline, including forfeiture of credit for the course, probation and dismissal from NYU Tandon School of Engineering.

Name AMRUTHA PATIL

Subject CSA I.D. No. AP7982

Instructor \_\_\_\_\_

Exam. Seat No. \_\_\_\_\_ Section \_\_\_\_\_

Date \_\_\_\_\_ Grade \_\_\_\_\_

**NEW YORK UNIVERSITY**

1. Given that g is register x5.  
h is register x6.

1.(i). ~~BLT x6, x5, CONDI~~ BLT x5, x6, CONDI  
ADDI x5, x5, 1  
CONDI: ADDI x6, x6, -1

1.(ii). BGE x5, x6, CONDI  
LD x6, x0  
CONDI: LD x5, x0



2. Given two registers are X5 and X6.

The best algorithm to swap 2 registers without using a 3<sup>rd</sup> register is:  
let

$X5 := X5 \text{ XOR } X6$  (XOR the registers & store in X5)

$X6 := X6 \text{ XOR } X5$  (XOR the registers & store in X6)

$X5 := X5 \text{ XOR } X6$  (XOR the registers & store in X5)

The RISC-V code:

XOR X5, X6

XOR X6, X5

XOR X5, X6

3.

3.1. `addi` is an I type instruction  
Hence, it will take up. read, two registers with read,  
and one register is written.

Therefore

$$\begin{aligned}\text{Energy spent} &= i_{\text{mem}} + 2 \times 1_{\text{register read}} + 1_{\text{register write}} \\ &= 140 \text{ pJ} + 2 \times 70 \text{ pJ} + 60 \text{ pJ} \\ &= 340 \text{ pJ}\end{aligned}$$

3.2. `ld` is a R type instruction.

Hence, energy spent is similar to I-type plus another  
140 pJ.

Therefore,

$$\begin{aligned}\text{Energy spent} &= 140 \text{ pJ} + 2 \times 70 \text{ pJ} + 60 \text{ pJ} + 140 \text{ pJ} \\ &= 480 \text{ pJ}.\end{aligned}$$

3.3. `beq` will take up i-mem and 2 registers.

Therefore,

$$\begin{aligned}\text{Energy spent} &= 140 \text{ pJ} + 2 \times 70 \text{ pJ} \\ &= 280 \text{ pJ}\end{aligned}$$



4.

- 4.1.
- Data forwarding is required to resolve this hazard. The second add instruction will require the value of x1. Hence data needs to be forwarded from first add to second add after completion of the ALU.
  - We need to use stalls here as well. NOP needs to be inserted after the first add. Since the first add has 2 ALU cycles the second add needs to wait for its completion to access the value of x1.
  - Therefore, data forwarding and NOP is required to resolve this hazard.
  - ADD x1, x2, x3  
NOP  
ADD x5, x4, x1



4.

4.2.

	CC0	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
ADD X1, X2, X3	IF	ID	ALU	ALU	MEM	WB			
ADD X5, X4, X1			IF	ID	ALU	ALU	MEM	WB	

→ NOP required here.

Therefore, after adding NOP and utilizing data forwarding we have:

<del>ADD X1, X2, X3</del>	<del>CC0</del>								
<del>ADD X5, X4, X1</del>									
	CC0	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
ADD X1, X2, X3	IF	ID	ALU	ALU	MEM	WB			
NOP									
ADD X5, X4, X1			IF	ID	ALU	ALU	MEM	WB	

5. The loop will run for 5 times until the value of 50 is 0

Hence the total cycles of this program is given by:

$$4 + 5 \times (3 + 4 + 3) + 3 = 57 \text{ clock cycles}$$

Also, the no. of instructions executed is given by

$$1 + (3 \times 5) + 1 = 17$$

$$\text{Therefore, CPI} = \frac{57}{17} = 3.35$$



6.

	1	2	3	4	5	6	7	8	9
xor	IF	ID	EX	MEM	WB				
addi		IF	ID	EX	MEM	WB			
lw			IF	ID	EX	MEM	WB		
sw				IF	ID	EX	MEM	WB	
or					IF	ID	EX	MEM	WB

At 5<sup>th</sup> clock cycle:

- At 5<sup>th</sup> clock cycle the xor instruction completes its execution and writes the value into S1.
- The addi instruction completes its execution & places the result into memory.
- The lw instruction performs execution.
- The sw instruction is decoded ~~on~~.
- The or instruction fetches the registers S0 and S1.
- S1 is being written.
- S0, S1, S4 are being read.

The hazard detection unit:

- need to take care of both read and write on S1.
- stalls need to be installed for proper execution.



7. Give 5 stage pipeline is :

7.1. or X13, x12, x11

ld x10, 0(x13)

EX to 1<sup>st</sup> RAW

ld x11, 8(x13)

EX to 2<sup>nd</sup> RAW

add x12, x10, x11

MEM to 1<sup>st</sup> RAW & MEM to 2<sup>nd</sup> RAW

subi x13, x12, 16

EX to 1<sup>st</sup> RAW.

The data hazards & their resolution :

- EX to 1<sup>st</sup> RAW hazard occurs when value of x13 is accessed by ld instruction when it is still in use by EX of or instruction. It can be resolved with 2 Nops.
- EX to 2<sup>nd</sup> RAW hazard occurs when value of x11 is accessed by 2<sup>nd</sup> ld instruction when it is still in use by EX of or instruction. It can be resolved with 2 Nops.
- MEM to 1<sup>st</sup> and MEM to 2<sup>nd</sup> occurs when add instruction tries to access x11 and x10 respectively. It can be resolved with 2. Nops.
- EX to 1<sup>st</sup> RAW hazard occurs when value of x12 is accessed by subi instruction when while it is still in use by EX of add instruction.



OR x13, x12, x11

NOP

NOP

Ld x10, 0(x13)

Ld x11, 8(x13)

NOP

NOP

add x12, x10, x11

NOP

NOP

subi x13, x12, 16



7.2.

		1	2	3	4	5	6	7	8	9	10
1	OR	IF	ID	EX	MEM	WB					
2	ld		IF	ID	EX	MEM	WB				
3	ld			IF	ID	EX	MEM	WB			
4	NOP	(data load use hazard so make use of NOP)									
5	add					IF	ID	EX	MEM	WB	
6	subi						IF	ID	EX	MEM	WB

① Forward A = x      Forward B = x

No instruction.

② Forward A = x      Forward B = x

No instruction.

③ Forward A = 0      Forward B = 0

both registers of OR instr

④ Forward A = 2      Forward B = 0

RS1 in 1<sup>st</sup> ld from EX/MEM

⑤ Forward A = 1      Forward B = 0

RS1 in 2<sup>nd</sup> ld from MEM/WB

⑥ Forward A = x      Forward B = x

No instruction.

⑦ Forward A = 0      Forward B = ~~0~~ 1

RS2 in add instruction from MEM/WB, no forwarding for first operand.

⑧ Forward A = 1      Forward B = 0

RS1 of subi instruction from EX/MEM.



8.	Instruction/Program	CPI	Circuit Complexity
A	<p>it will decrease.</p> <p>→ The new instruction will complete add in one instruction. which could have originally taken 2 instructions.</p>	<p>it has no effect.</p> <p>→ the ALU will complete 3 adds in same instruction so no change in the CPI.</p>	<p>it will increase.</p> <p>→ higher complexity of architecture is required to add enable one more operand for add.</p>
B	<p>it has no effect</p> <p>→ same number of instructions hence no change in instructions.</p>	<p>it will increase</p> <p>→ same ALU has to perform multiple operations hence stalls may be needed.</p>	<p>it will decrease.</p> <p>→ the adder for PC can be eliminated. Hence, circuit can be simpler.</p>
C	<p>it has no effect</p> <p>→ most instructions will remain same. in some cases it might decrease when using 64</p>	<p>it <del>will</del> <sup>it</sup> has no effect</p> <p>→ the instruction will perform same hence no change in CPI.</p>	<p>it will increase.</p> <p>→ complex circuit is required for this increase in register file.</p>