

Examination Book

A student using or receiving unauthorized assistance during an examination, as from notes or other students, is in violation of academic regulations and is subject to academic discipline, including forfeiture of credit for the course, probation and dismissal from NYU Tandon School of Engineering.

Name MAHASMETI ADHURI	
SubjectCSA	I.D. No. <u></u>
Instructor AZEEZ BHAVNAGARWALA	
Exam. Seat No	_ SectionB
Date 11 08 22	_ Grade



```
is if (gyh)
1.
     9 = 9+1;
     else
      h = h-1;
  RISC V code:
     ELSE 11 (go to else if (g <=h))
    ble x5, x6
   addi x5, x5, 1 119 = 9 +1;
    beg xo, xo, exit "Unconditional exit
  ELSE: addi x6, x6, -1 // h=h-1;
  EXIT!
```

```
(ii) if (g<=h)
 9=0;
   else
  11=0;
  RISCV code:
 ble x5, x6, IF // go to IF label when (g = h)
 addi x6, x6, 0 11 h=0;
 beg Xo, Xo, CXII // Unconditional EXIT
If: addi x5, x0,0 /1 g=0;
EXIT ;
(01)
  bit x6, x5 ELSE 11 go to ELSE if h < 9
 ADDS x5,x0,0 // 9=0
 BEG XD, XD, EXIT // Unconditional EXIT
ELSE: ADDIX6, X0,0 // h=0
EXIT:
```


(2) Add X5, X5, X6;

Sub X6, X5, X6;

Sub X5, X5, X6;

3) (3.1) I - mem is read; two registers are read, and a register is written. 140 pJ + 70*2 pJ + 60j = 340pJ Therefore, the energy spent to execute an addi instruction in a single cycle design and in the five stage pipelined design is 340 pt (3.2) 140 pJ + 2* 70 pJ + 60 pJ + 140 pJ =480 pJ (3.3) I-mem + 2 registers = 140pJ + 2 × 70pJ = 280pJ.

(4) (4.1) Data forwarding alone does not suffice here because by the time the fast ALU instruction completes the second ALG (execute) step, the second ALU instruction is already in the first ALU step & they it's too late. Therefore, a Nop between the & instructions, as well a data forwarding between the second ALU step & the decode step. 4,2) CCD CC1 CC2 CC3 CC4 CC5 CC6 CC7 CC8 ADD XI, X2, X3 IF ID ALUI ALUZ MEM WB ALUI ALUZ MEM WB ADD X5, X4, X1



(6)	XOR SI,	s ² , s ₃	IF	ID	Ex	ME	WB					
	addi so,	s3,-4		If	ID	EX	me	wB				
	Lw ss,	16(57)			IF	ID	EX	ME	wB			
	SW S4	, 20(51)				IF	ID	EX	$m\epsilon$	ωB		
	or t2								ЕX		wΒ	
		, ,				1			ycle.			
	-		,			. 19						
	In the 5	thanda										
		ajae,		ş								
	-> Result	of XDR is	unartten	bac	, to	2 Onet	-0, 5	1 10	10			
(puentin								Lem		
	- vaca	present in	registed			uu sy	<i>j</i> 1_716	Su		Jenor	, IV	TD.

.

.

```
(1) (7.1)
        Hazards identified:
        01 X13, X12, XII
         ld x10, 0(x13) Ex to 1st RAW Hazard
         ld XII, 8(XI3) Ex to and RAW Hazard
         add x12, x10, x11 MEM to 1st RAW [load-use-data] & MEM to
                       2nd Hazards.
          Subi X13, X12, 16 Ex to 1st RAW Hazard.
          NOPS introduced to resolve Hazards:
          Dr X13, X12, X11
          NDRS
          ld X10, O(X13) Ex to 1st RAW Hazard resolution with & NORS
          ld XII, 8(XI3) Ex to 2nd RAW Hazard resolved as well from
                            above 2 NOPS.
          NOPS
           NORS
           add x12, x10, x11 mem to 1st RAW [load-use-data] & mem
                             to 2nd Hazards resolved with 2 NORs.
           NOPS
           NOBS
           subi x13, x12, 16 Ex to 1st only RAW Hazard resolved with
                              2 NOPS
```

(7.3	
clock	
cycle Total 1 2 3 4 5 6 7 8 9 10	
Instruction 1 2 3 4 3	
1 Or IF ID EX MEM WB	
2 Ld IF ID YEX MEM WB	
TC TO EX MEM, WB	
	а-и
4 NOP mandatory NOP for which no forwarding solution possible: load-dal	
S add Exmem WB	
TE ID VEX MEM WE	
6 Subi	
(1) $A = X$ $B = X$ (no instruction in Ex stage yet)	
(an instruction in Exstage yet)	
(2) A=X B=X (No Tistered) B=X (
(3) A = 0 B = 0 (BBC)	
Reg file). Reg file).	of
$(4) A = 2 \qquad B = 0 (base(RSI)) \text{in first 1d } (x13) \text{taken from } Ex/mem$	
previous instructiony.	
6) A=1 B=0 (base (RSI) In 2nd ld (XI3) takin from mem/wB	of o
previous instruction)	
(6) A=X B=X (no Instruction in ex stage yet because NOP	
introduced to resolve mem to 1st).	
1 11 11 12 12 12 14 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15	ıde
from mem/we of andld, the result of 1st	<u>l</u> q
(XID) has already been written into Reg File in	CC
no forwarding necessary for first operand.	
(8) A=1 B=0 (RS) of subi instruction forwarded from Ex/mem of	ad
10) He de la company de la com	nu

(8)	
	(A) Instructions/pergram
	Decrease
	The new instructions will replace any two instruction sequence that
	accomplished the same such as ADD 151, 752, rd
	ADD 153, rd, rd.
	CPI
	The same
	The ALU will perform the three-way addition in one cycle. Also
	acceptable increase because more RAW
1 5000	Circuit complexity
	Incleases
,	There operand ALU is more complex than a 400 operand one.
	(B) Instructions/program
	No difference to instructions.
	CPI
	Incicases.
	All instructions now we the same ALU. ALU operation, now

have to stall. circuit complexity Decreases. Now there is one les adderf ALV cycle. (C) Instructions/peogram The same of decrease If more registers enable the compiler to avoid loads and stores, instructors / program decreases. Otherwise it remains the same O CPI . IOSA The same. Does not affect the actions of each instructions. ciscuit complexity. Incuases. More registers complicate the register file.