



# PWM Timer Core with Wishbone Interface

Sep 5<sup>th</sup>, 2025

# **Authors**

Name	Kareem Ashraf Mostafa
E-Mail	kareem.ash05@gmail.com
Level	EECE Junior @ Cairo University

Name	Yasmeen Haitham Ismail
E-Mail	yasmeenhaitham77@gmail.com
Level	EECE Senior-1 @ Cairo University

Name	Shahd Ismail Elmasry
E-Mail	shahdelmasry019@gmail.com
Level	EECE Senior-1 @ Helwan University

Name	Mariam Ehab
E-Mail	ehabmariam481@gmail.com
Level	EECE Senior-1 @ Helwan University

## **Table of Contents**

Introduction	3
Project Overview	3
Core Features Overview	3
High-Level Architecture	4
Top-Level Block Diagram	4
Interface Description	5
Implementation Details	5
Wishbone Slave Interface (wb_slave)	5
Clock Divider (down_clk)	5
Main Counter (main_counter)	6
PWM Generator (pwm)	6
Timer/Interrupt Generator (timer)	6
Design Verification	7
Top-Level System Verification	7
Verification Scenarios	7
Summary Results	8
Waveform for top_tb.v	8
Module Level Verification	9
Module (wb_slave)	9
Module (down_clk)	9
Module (main_counter)	9
Module (pwm)	9
Module (timer)	10
Synthesis & Implementation	11
Project report	11
Elaborated Design	12
Synthesis	12
Implementation	13
Successfully Implemented	13
Device	14
Power Report	15
Timing Report	16
Bitstream Generation	16
Future Work	17
Conclusion	17
Appendix	17
Contact Us on Linkedin	18

#### Introduction

#### **Project Overview**

This project involved the design, verification, and implementation of a highly configurable Pulse Width Modulation (PWM) and Timer controller IP core. The core is compliant with the Wishbone Bus Architecture Revision B.4, making it suitable for integration into larger System-on-Chip (SoC) designs.

The primary objective was to create a versatile peripheral capable of generating analog-control equivalent signals via digital means (PWM) and providing precise timing interrupts, based on the specifications outlined in the provided user manual. The core was developed using Verilog, simulated extensively to validate its functionality using **QuestaSim**, and synthesized for a target FPGA platform using **Xilinx Vivado**.

#### Core Features Overview

The implemented PWM/Timer core exhibits the following key features:

- Daul Operating Mode: Functions as a 16-bit PWM generator or a 16-bit timer/interrupt controller.
- Flexible Clocking: Selects between the system Wishbone clock or an external clock input for operation.
- Multi-Channel PWM: Configurable number of channels using "num\_ch" parameter. Each channel with its own period and duty cycle.
- **Runtime Reconfiguration**: Allows all critical parameters (period, duty cycle, divisor, control settings) to be modified during operation via the Wishbone interface.
- **Standard-Complaint-Interface**: Integrates seamlessly via a Wishbone B4 slave interface for register access and control.

# **High-Level Architecture**

## Top-Level Block Diagram




Figure 1: Block-Diagram

#### **Interface Description**

- The core is controlled by a **Wishbone B4** slave interface, provides read/write access to the internal register file.
- All internal modules (down\_clk, main\_counter, pwm, and timer) source their configuration values (ctrl, period, divisor, and DC) from this register file.
- The core supports four independent channels, each capable of outputting either PWM signal or an interrupt.
- The operating clock for the PWM/timer logic can be selected between the Wishbone clock (i wb clk) or an external clock (i extclk).
- In PWM mode, the duty cycle value for each channel can be sourced from either the internal (DC\_reg) or the dedicated external input port (i\_DC), with (i\_DC\_valid) signaling valid data.
- A programmable divisor register (divisor\_reg) allows the selected source clk to be down-clocked before driving the main counters.
- The main counter in each channel can be synchronously reset via a control bit, ensuring a known state before operation.

## **Implementation Details**

## Wishbone Slave Interface (wb\_slave)

This module implements the Wishbone B4 slave protocol to manage all communication between a host processor and the core. It decodes the 16-bit word address (i\_wb\_adr) to select one of four internal registers: the 8-bit control register (ctrl\_reg), the 16-bit period register (period\_reg), the 16-bit clock divisor register (divisor\_reg), or the 16-bit duty cycle register (DC\_reg). The module generates a synchronous acknowledgment (o\_wb\_ack) to validate completed read and write cycles. All register writes are synchronous to the positive edge of i\_wb\_clk and gated by the Wishbone cycle, strobe, and write enable signals. The register file serves as the sole point of configuration for all other core modules.

## Clock Divider (down clk)

The core function of the (down\_clk) module is to divide the frequency of the selected source clock (chosen\_clk) and generate an output clock (slow\_clk) that serves as the clock input for the (main\_counter) module. It implements a programmable pre-scaler using the 16-bit value stored in the (divisor\_reg). The module operates by counting a specified number of (chosen\_clk) cycles to generate a single cycle of the (slow\_clk) output, effectively performing frequency division. This allows the main counter to operate at a much slower rate than the system clock, enabling the generation of long periods and low-frequency PWM waveforms. If the divisor value is set to 0 or 1, the module is bypassed, and (chosen\_clk) is passed directly through to (slow clk).

#### Main Counter (main counter)

This is a core 16-bit up-counter module for each channel. Its counting operation is gated by the global (counter\_en) signal (from the control register). The counter increments on each enabled clock edge until it reaches the value stored in the (period\_reg) for its channel, at which point it automatically resets to zero on the next cycle. It can also be synchronously reset at any time by the (sw\_rst) (software reset) control bit. The current count value is continuously output for use by the PWM and timer comparator logic.

#### PWM Generator (pwm)

The PWM generator module produces the pulse-width modulated output for each channel. It continuously compares the current value of the channel's main counter against the duty cycle value. The duty cycle value is selected via a multiplexer controlled by the DC\_sel bit from the control register; the source is either the internal DC\_reg or the external i\_DC input (the latter is typically latched on a valid signal). The o\_pwm output for the channel is asserted high when the counter value is less than the selected duty cycle value and asserted low otherwise. The output is only enabled when the core is configured in PWM mode and the output enable bit is set.

### Timer/Interrupt Generator (timer)

This module operates when the core is configured in timer mode. It compares the main counter's value with the period register. When the two values match, it triggers a timer event. This event sets an internal interrupt flag, which generates a high pulse on the channel's o\_pwm output. The interrupt flag must be explicitly cleared by the host processor writing to the interrupt bit in the control register. The behavior after an event is configurable: if the "continuous run" bit is set, the counter will reset and begin counting again immediately; if not, it will halt until the interrupt is cleared and restarted.

## **Design Verification**

A rigorous, multi-level verification strategy was employed to ensure the functional correctness and robustness of the PWM/Timer core. The process was automated using **TCL** (do) scripts for **QuestaSim**, enabling regression testing and continuous integration. **Self-checking** testbenches were developed for each major module and the top-level system, providing immediate pass/fail results.

#### **Top-Level System Verification**

The top-level testbench instantiates the complete DUT and subjects it to a comprehensive suite of 16 verification scenarios designed to validate real-world operation and corner cases. The testbench is fully self-checking, using automatic stimulus generation and response monitoring against predicted outcomes.

#### **Verification Scenarios**

The following verification scenarios were executed automatically:

- 1. Functional Correctness => RESET Behavior
- 2. **Functional Correctness =>** Direct wb write/read for all registers
- 3. Functional Correctness => Random wb write/read for all registers
- 4. **Functional Correctness => pwm** core: DC reg = 50%, period reg = 4
- 5. **Functional Correctness =>** pwm core: DC reg = 25%, period reg = 8
- 6. **Functional Correctness => pwm** core: i\_DC = 75%, period\_reg = 4
- 7. Functional Correctness => pwm core: random DC = 40%, period\_reg = 5
- 8. Functional Correctness => timer core: [one-shot mode], period reg = 4
- 9. **Functional Correctness =>** timer core: [cont mode] , period\_reg = 4
- 10. Functional Correctness => timer core: [random mode] , period reg = 7
- 11. Functional Correctness => timer core: [random mode] , period\_reg = 4, divisor\_reg = 4
- 12. **Functional Correctness =>** Random core: DC = 50% , period\_reg = 4
- 13. Corner Case => pwm core: DC reg = 4 > period reg = 3
- 14. Corner Case => pwm core: i DC = 5 > period reg = 4
- 15. **Corner** Case => timer core: [random mode], period reg = 1
- 16. **Corner** Case => Assign different data for each channel and check outputs in parallel

#### **Summary Results**

Figure 2: Top-TB-Report

#### Waveform for top\_tb.v




Figure 3: top-tb-waveform

#### Module Level Verification

#### Module (wb slave)

The following verification scenarios were executed automatically:

- 1. Functional Correctness => RESET Behavior
- 2. Functional Correctness => Write random data to all registers
- 3. **Functional Correctness =>** Read from all registers
- 4. **Corner Case =>** i\_wb\_adr >= mem\_depth

#### Module (down\_clk)

The following verification scenarios were executed automatically:

```
1. Functional Correctness => RESET Behavior
```

- 2. Functional Correctness => Even divisor reg = 4
- 3. Functional Correctness => Odd divisor\_reg = 5

```
4. Corner Case => Error Handling: divisor_reg = 0
```

- 5. **Corner Case** => Error Handling: divisor\_reg = 1
- 6. **Corner Case =>** Even divisor\_reg = 100
- 7. Corner Case => Odd divisor\_reg = 101

#### Module (main\_counter)

The following verification scenarios were executed automatically:

- 1. Functional Correctness => RESET Behavior
- 2. Functional Correctness => Run it in pwm mode to assert that it counts up to period\_reg-1
- 3. **Functional Correctness =>** Run it in timer mode and set ctrl[3] (cont mode) then assert that it counts up again if ctrl[2] is enabled
- 4. **Functional Correctness =>** Run it in timer mode and reset ctrl[3] (one-shot mode) then assert that it hangs on 0 value
- 5. **Corner Case** => RESET during counting
- 6. Corner Case => Disable main\_counter during counting. Assert that counter holds the past value

#### Module (pwm)

The following verification scenarios were executed automatically:

- 1. Functional Correctness => RESET Behavior
- 2. Functional Correctness => DC\_reg = 50%
- 3. Functional Correctness => DC reg = 25%
- 4. Functional Correctness => DC\_reg = 75%
- 5. **Corner Case => (**DC\_reg = 4) > (period = 3)
- 6. **Corner Case =>** (i\_DC = 3) > (period = 2)

## Module (timer)

The following verification scenarios were executed automatically:

- 1. **Functional Correctness =>** RESET Behavior
- 2. Functional Correctness => cont. mode, period = 4
- 3. **Functional Correctness =>** one-shot mode, period = 4
- 4. **Corner Case =>** cont. mode, period = 1
- 5. **Corner Case =>** one-shot mode, period = 1

## **Synthesis & Implementation**

The PWM/Timer core was successfully processed through the AMD Xilinx Vivado design flow for a target FPGA device. The following steps confirm the design was synthesized, implemented, and timed correctly, resulting in a valid bitstream for hardware deployment.

Target Device: [Xilinux Artix-7 xc7a35ticpg236-1L]

#### Project report



Figure 4: project-report-1




Figure 5: project-report-2



Figure 6: project-report-3

# **Elaborated Design**




Figure 7: elaborated-design

# **Synthesis**




Figure 8: synthesis-schematic

## Implementation

## Successfully Implemented




Figure 9: successful-implementation

#### Device




Figure 10: device

#### **Device Zoomed**




Figure 11: device-zoomed

## **Power Report**

• Total On-Chip Power: 0.076 W




Figure 12: power-report

#### **Timing Report**

Worst Negative Slack : 4.483 ns
Worst Hold Slack : 0.263 ns
Worst Pulse Width Slack: 4.5 ns



Figure 13: timing-report

#### **Bitstream Generation**




Figure 14: successful-bitstream-generation

#### **Future Work**

- ASIC Flow
- 32-bit Counters/Registers: For higher resolution and longer periods
- Synchronization Input: To phase-align multiple cores or channels
- Counter Readout Registers: To aid software debugging by reading the current counter value

#### **Conclusion**

This project successfully accomplished the complete design, verification, and implementation of a multi-channel PWM/Timer IP core from specification to silicon-ready bitstream. The core delivers on all promised features, including dual operating modes, four independent channels, and flexible clocking options.

The design's robustness was proven through a rigorous, automated verification strategy, culminating in a full pass of 16 comprehensive test scenarios. Finally, the synthesis and implementation process on AMD Xilinx Vivado confirmed the design is physically realizable, meeting all timing constraints with minimal resource utilization.

This core provides a reliable, high-quality peripheral for integration into larger FPGA-based SoCs, serving as a solid foundation for applications requiring precise waveform generation or timing control. The project demonstrates a full mastery of the digital design flow, from RTL conception to final implementation.

## **Appendix**

Here is all code and docs sources on **GitHub**:

https://github.com/kareem05-ash/PWM Timer

## **Contact Us on Linkedin**



Figure 15: team-linkedin-accounts