
pcLoad
reset
clk
pcRegister
$paramod\N_bit_register\N=s32'00000000000000000000000000100000
D
Load
clk
rst
Q
pcValue
8:2 - 6:0
addr
InstructionMemory
InstMem
data_out
instMemoryOut
inst
immGenerator
ImmGen
genOut
14:12 - 2:0
19:15 - 4:0
4
$2
$add
Y
pcPlus4
immGenOut
$5
$add
$14
$mux
$4
$mux
$6
$add
jumpTarget
$9
$mux
jalrTarget
$10
$mux
pcInput
aluInputData2
31:1 - 30:0
30:0 - 31:1
1'0
0:0 - 0:0
$8
$logic_or
takeBranch
aluOp
aluOp
inst
AluControl
alu_unit
aluSelection
aluSel
aluSel
in1
in2
aluModule
$paramod\ALU\N=s32'00000000000000000000000000100000
result
zero
aluOutput
aluZero
$16
$mux
7:0 - 7:0
24:20 - 4:0
11:7 - 4:0
$3
$mux
aluSrcA
$1
$not
aluInputData1
branch
halt
isJal
isJalr
memRead
memToReg
memWrite
regWrite
controlUnit
control_unit
$11
$logic_not
regWriteData
RegisterFile
$paramod\RegFile\N=s32'00000000000000000000000000100000
clk
readreg1
readreg2
regwrite
rst
writedata
writereg
readdata1
readdata2
readData1
readData2
branch
funct3
readData1
readData2
branchComparator
BranchUnit
takeBranch
$12
$eq
2'01
$13
$eq
2'10
$15
$mux
dataMemoryOut
addr
clk
datain
funct3
memRead
memWrite
DataMemory
DataMem
dataOut
reset
clk
datapath