

ram[1][7..0]
ram[0][7..0]
ram[2][7..0]
ram[3][7..0]
ram[4][7..0]
ram[5][7..0]
ram[6][7..0]
ram[7][7..0]
D
CLK
ENA
SCLR
CLRN
Q
8'h0
ram~[63..56]
ram~[55..48]
ram~[47..40]
ram~[39..32]
ram~[31..24]
ram~[23..16]
ram~[15..8]
ram~[7..0]
Mux0
Mux1
Mux2
Mux3
Mux4
Mux5
Mux6
Mux7
Mux8
Mux9
Mux10
Mux11
Mux12
Mux13
Mux14
Mux15
SEL[2..0]
DATA[7..0]
OUT
readPort1[7..0]
readPort2[7..0]
Raddress2[2..0]
Raddress1[2..0]
Clk
Waddress[2..0]
writePort[7..0]
Rst
WE
Decoder0
IN[2..0]
OUT[7..0]