

Raddress1[2..0]
Raddress2[2..0]
Clk
Rst
WE
writePort[7..0]
Waddress[2..0]
Decoder0
IN[2..0]
OUT[7..0]
s0
s1
s2
s3
s4
s5
s6
s7
dNext0[7..0]
dNext1[7..0]
dNext2[7..0]
dNext3[7..0]
dNext4[7..0]
dNext5[7..0]
dNext6[7..0]
dNext7[7..0]
nDFF:register0
nDFF:register1
nDFF:register2
nDFF:register3
nDFF:register4
nDFF:register5
nDFF:register6
nDFF:register7
Clk
Rst
d[7..0]
q[7..0]
Mux0
Mux1
Mux2
Mux3
Mux4
Mux5
Mux6
Mux7
Mux8
Mux9
Mux10
Mux11
Mux12
Mux13
Mux14
Mux15
SEL[2..0]
DATA[7..0]
OUT
readPort1[7..0]
readPort2[7..0]