


## RTL code:

#### Mux4x1 code:


```
module mux4x1 #(parameter WIDTH = 16)(
    input [WIDTH-1:0]IN0,IN1,IN2,IN3,
    input [1:0]SEL,
    output reg [WIDTH-1:0] out
);
always @(*) begin
    case (SEL)
    2'b00: out <= IN0;
    2'b01: out <= IN1;
    2'b10: out <= IN2;
    11    2'b11: out <= IN3;
endcase

13    end
14    endmodule</pre>
```



### Mux following Register code:

```
module reg_mux#(parameter WIDTH = 16, parameter RSTTYPE = "SYNC")(
    input CLK, RST, EN, SEL,
   input [WIDTH-1:0] D,
   output [WIDTH-1:0] out
reg [WIDTH-1:0] out_reg;
   generate
       if (RSTTYPE == "ASYNC") begin
            always @(posedge CLK or posedge RST) begin
               if (RST) begin
                   out_reg <= 48'b0;
                end else if (EN) begin
                   out_reg <= D;
            end
        else if(RSTTYPE=="SYNC") begin
            always @(posedge CLK) begin
               if (RST) begin
                   out_reg <= 48'b0;
                end else if (EN) begin
                    out_reg <= D;
                end
    endgenerate
assign out=(SEL)?out_reg:D;
endmodule
```



#### Instantiation code (main code):

```
module Spartan6_DSP48A1(A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
                             CEA,CEB,CEC,CEM,CEP,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
parameter A0REG = 1'b0;
parameter A1REG = 1'b1;
parameter BOREG = 1'b0;
parameter B1REG = 1'b1;
parameter CREG = 1'b1;
parameter DREG = 1'b1;
parameter MREG = 1'b1;
parameter PREG = 1'b1;
parameter CARRYINREG = 1'b1;
parameter CARRYOUTREG = 1'b1;
parameter OPMODEREG = 1'b1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
input [17:0]A;
 input [17:0]B;
input [17:0]BCIN;
input [47:0]C;
input [17:0]D;
input CARRYIN;
output [35:0]M;
output [47:0]P;
output CARRYOUT;
output CARRYOUTF;
input [7:0]OPMODE;
```

```
input CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP;
input RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
input [47:0]PCIN;
output [17:0]BCOUT;
output[47:0]PCOUT;
//Wires
wire [17:0]D_WIRE ;
wire [17:0]B0_WIRE;
wire [17:0]B1_WIRE;
wire [17:0]B_IN_WIRE;
wire [17:0]D_B0_MUX_WIRE;
wire [17:0]A0_WIRE;
wire [17:0]A1_WIRE;
wire [47:0]C_WIRE;
wire [35:0]A1xB1_OUT_WIRE;
wire [35:0]M_WIRE;
wire CARRYIN_WIRE;
wire CARRYOUT_WIRE;
wire CY1_WIRE;
wire CY0_WIRE;
wire [47:0]X_Z_MUX;
wire [47:0]P_WIRE;
wire [47:0]X_WIRE;
wire [47:0]D_A_B_CONCAT_WIRE; //D[11:0],A[17:0],B[17:0]
wire [47:0]Z_WIRE;
wire [17:0]D_B0_PRE_ADD_SUB_WIRE;
wire [7:0]OPMODE_WIRE;
```

```
reg_mux #(.WIDTH(18),.RSTTYPE(RSTTYPE)) D_REG (.CLK(CLK),.RST(RSTD),.EN(CED),.SEL(DREG),.D(D),.out(D_WIRE));
reg_mux #(.WIDTH(18),.RSTTYPE(RSTTYPE)) B0_REG (.CLK(CLK),.RST(RSTB),.EN(CEB),.SEL(B0REG),.D(B_IN_WIRE),.out(B0_WIRE));
 \texttt{reg\_mux} \ \# \big(.\texttt{WIDTH}(18),.\texttt{RSTTYPE}(\texttt{RSTTYPE})\big) \ A @_\texttt{REG} \ \big(.\texttt{CLK}(\texttt{CLK}),.\texttt{RST}(\texttt{RSTA}),.\texttt{EN}(\texttt{CEA}),.\texttt{SEL}(\texttt{A0REG}),.\texttt{D}(\texttt{A}),.\texttt{out}(\texttt{A0\_WIRE})\big) ; \\ \texttt{reg\_mux} \ \# \big(.\texttt{LK}(\texttt{CLK}),.\texttt{RST}(\texttt{RSTA}),.\texttt{EN}(\texttt{CEA}),.\texttt{SEL}(\texttt{A0REG}),.\texttt{D}(\texttt{A}),.\texttt{out}(\texttt{A0\_WIRE})\big) ; \\ \texttt{reg\_mux} \ \# \big(.\texttt{LK}(\texttt{CLK}),.\texttt{RST}(\texttt{RSTA}),.\texttt{EN}(\texttt{CEA}),.\texttt{SEL}(\texttt{A0REG}),.\texttt{D}(\texttt{A0}),.\texttt{Out}(\texttt{A0\_WIRE})\big) ; \\ \texttt{reg\_mux} \ \# \big(.\texttt{LK}(\texttt{CLK}),.\texttt{RST}(\texttt{RSTA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),.\texttt{EN}(\texttt{CEA}),
 reg_mux #(.WIDTH(48),.RSTTYPE(RSTTYPE)) C_REG (.CLK(CLK),.RST(RSTC),.EN(CEC),.SEL(CREG),.D(C),.out(C_WIRE));
reg_mux #(.WIDTH(18),.RSTTYPE(RSTTYPE)) B1_REG (.CLK(CLK),.RST(RSTB),.EN(CEB),.SEL(B1REG),.D(D_B0_MUX_WIRE),.out(B1_WIRE));
reg_mux #(.WIDTH(18),.RSTTYPE(RSTTYPE)) A1_REG (.CLK(CLK),.RST(RSTA),.EN(CEA),.SEL(A1REG),.D(A0_WIRE),.out(A1_WIRE));
reg_mux #(.WIDTH(36),.RSTTYPE(RSTTYPE)) M_REG (.CLK(CLK),.RST(RSTM),.EN(CEM),.SEL(MREG),.D(A1xB1_OUT_WIRE),.out(M_WIRE));
reg_mux #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CY1 (.CLK(CLK),.RST(RSTCARRYIN),.EN(CECARRYIN),.SEL(CARRYINREG),.D(CARRYIN_WIRE),.out(CY1_WIRE));
reg_mux #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CY0 (.CLK(CLK),.RST(RSTCARRYIN),.EN(CECARRYIN),.SEL(CARRYOUTREG),.D(CARRYOUT_WIRE),.out(CY0_WIRE));
 reg_mux #(.WIDTH(8),.RSTTYPE(RSTTYPE)) OPMODE_REG (.CLK(CLK),.RST(RSTOPMODE),.EN(CEOPMODE),.SEL(OPMODEREG),.D(OPMODE,.out(OPMODE_WIRE));
reg_mux #(.WIDTH(48),.RSTTYPE(RSTTYPE)) P_REG (.CLK(CLK),.RST(RSTP),.EN(CEP),.SEL(PREG),.D(X_Z_MUX),.out(P_WIRE));
mux4x1 #(.WIDTH(48)) Z_MUX (.IN0(48'h000000000000),.IN1(PCIN),.IN2(P_WIRE),.IN3(C_WIRE),.SEL(OPMODE_WIRE[3:2]),.out(Z_WIRE));
assign B_IN_WIRE = (B_INPUT == "CASCADE") ? BCIN : (B_INPUT == "DIRECT") ? B : 0;
assign D_B0_PRE_ADD_SUB_WIRE = (OPMODE_WIRE[6]) ? (D_WIRE - B0_WIRE) : (D_WIRE + B0_WIRE);
assign D_B0_MUX_WIRE = (OPMODE_WIRE[4]) ? D_B0_PRE_ADD_SUB_WIRE : B0_WIRE;
assign A1xB1_OUT_WIRE = A1_WIRE * B1_WIRE;
assign D_A_B_CONCAT_WIRE = {D_WIRE[11:0],A1_WIRE,B1_WIRE};
assign M WIRE = M;
assign BCOUT = B1 WIRE:
assign CARRYIN_WIRE = (CARRYINSEL == "CARRYIN") ? CARRYIN : (CARRYINSEL == "OPMODE5") ? OPMODE_WIRE[5] : 0;
 assign {CARRYOUT_WIRE,X_Z_MUX} = (OPMODE_WIRE[7]) ? (Z_WIRE - (X_WIRE + CY1_WIRE)) : (Z_WIRE + (X_WIRE + CY1_WIRE));
assign P = P_WIRE;
assign PCOUT = P_WIRE;
assign CARRYOUT = CY0_WIRE;
 assign CARRYOUTF = CY0_WIRE;
 endmodule
```

### Testbench code:


```
RSTA=1'b0;
     initial begin
                                                   RSTB=1'b0;
         RSTA=1'b1:
                                                   RSTC=1'b0;
         RSTB=1'b1;
                                                   RSTCARRYIN=1'b0;
        RSTC=1'b1;
                                                   RSTD=1'b0;
         RSTCARRYIN=1'b1;
                                                   RSTM=1'b0;
54
         RSTD=1'b1;
                                                   RSTOPMODE=1'b0:
        RSTM=1'b1;
                                                   RSTP=1'b0;
        RSTOPMODE=1'b1;
                                                   repeat(50) @(negedge CLK);
        RSTP=1'b1:
        A=18'h0;
                                                   A=18'h2;
        D=18'h0;
                                                   D=18'h3;
        C=18'h0;
                                                   C=18'h4;
         B=18'h0;
                                                   B=18'h5;
        OPMODE=8'h0;
                                                   OPMODE=8'b00110010;
         CARRYIN=1'b0;
                                                   CARRYIN=1'b1;
        BCIN=18'h0;
                                                   BCIN=18'h0;
        CEA=1'b0;
                                                   CEA=1'b1;
        CEB=1'b0;
                                                   CEB=1'b1;
        CEM=1'b0;
                                                   CEM=1'b1;
         CEP=1'b0;
                                                   CEP=1'b1;
        CEC=1'b0;
                                                   CEC=1'b1;
         CED=1'b0;
                                                   CED=1'b1;
         CECARRYIN=1'b0:
                                         99
                                                   CECARRYIN=1'b1;
         CEOPMODE=1'b0;
                                                   CEOPMODE=1'b1;
         PCIN=18'h0;
                                                   PCIN=18'h0;
         repeat(50) @(negedge CLK);
                                                   repeat(100) @(negedge CLK);
```


```
A=18'h5;
           D=18'h4;
           C=18'h8;
           B=18'h9;
           OPMODE=8'b0011100
           CARRYIN=1'b1;
           BCIN=18'h7;
           CEA=1'b1;
112
           CEB=1'b1:
           CEM=1'b1;
           CEP=1'b1;
           CEC=1'b1;
           CED=1'b1;
           CECARRYIN=1'b1;
           CEOPMODE=1'b1;
           PCIN=18'h3;
      #100
122
      $stop;
      end
      endmodule
```

### Do file:

```
vlib work
vlog project1.v MUX4x1.v REG_MUX.v project1tb.v
vsim -voptargs="+acc" Spartan6_DSP48A1_tb
add wave *
run -all
```

# QuestaSim Snippets:






### **Constraint File:**

### **Flaboration:**

- ✓ 
  ☐ Elaborated Design (20 warnings, 17 infos)
  - ✓ □ General Messages (20 warnings, 17 infos)
    - > (Synth 8-6157) synthesizing module 'Spartan6\_DSP48A1' [project1.v.4] (6 more like this)
    - > (1#1) [REG\_MUX.v:1] (6 more like this)
      - (i) [Synth 8-3848] Net M in module/entity Spartan6\_DSP48A1 does not have driver. [project1.v:29]
    - > (1) [Synth 8-3331] design Spartan6\_DSP48A1 has unconnected port CARRYIN (18 more like this)
      - (Project 1-570) Preparing netlist for logic optimization
      - (1) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
      - (i) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.



# Synthesis:

- - ⑥ [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
  - > 6 [Synth 8-6157] synthesizing module 'Spartan6 DSP48A1' [project1.v.4] (6 more like this)
  - > (Synth 8-6155) done synthesizing module 'reg\_mux' (1#1) [REG\_MUX.v.1] (6 more like this)
  - () [Synth 8-3848] Net M in module/entity Spartan6\_DSP48A1 does not have driver. [project1.v.29] > 0 [Synth 8-3331] design Spartan6\_DSP48A1 has unconnected port CARRYIN (37 more like this)
  - [Device 21-403] Loading part xc7a200tffg1156-3
  - (Froject 1-236] Implementation specific constraints were found while reading constraint file [F:Digital Diploma/work/Constraints\_basys3\_project1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [XiilSpartane, DSP48A1\_propimpi.xdc].

    Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
  - > ① [Synth 8-5818] HDL ADVISOR The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [project1.x.89] (1 more like this.)
  - > (Synth 8-3886) merging instance 'A0\_REG/out\_reg\_reg[0]' (FDRE) to 'A1\_REG/out\_reg\_reg[0]' (17 more like this)
  - > 0 [Synth 8-3332] Sequential element (B0\_REG/out\_reg\_reg[17]) is unused and will be removed from module Spartan6\_DSP48A1. (17 more like this)
  - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [project1.v.91]
  - (Project 1-571) Translating synthesized netlist
  - (Netlist 29-17) Analyzing 207 Unisim elements for replacement

  - > 1 [Project 1-570] Preparing netlist for logic optimization (1 more like this)
  - Opt 31-138l Pushed 0 inverter(s) to 0 load pin(s).

  - > ① [Project 1-111] Unisim Transformation Summary:
    No Unisim elements were transformed. (1 more like this)
  - () [Common 17-83] Releasing license: Synthesis
  - (Constraints 18-5210) No constraint will be written out.
  - [Common 17-1381] The checkpoint F:/Digital Diploma/work/Spartan6\_DSP48A1/Spartan6\_DSP48A1.runs/synth\_1/Spartan6\_DSP48A1.dcp' has been generated.
  - 1 [runtcl-4] Executing : report\_utilization -file Spartan6\_DSP48A1\_utilization\_synth.rpt -pb Spartan6\_DSP48A1\_utilization\_synth.pb
  - 1 [Common 17-206] Exiting Vivado at Wed Jul 31 20:44:54 2024.
- Synthesized Design (6 infos)
  - ∨ 🍙 General Messages (6 infos)
    - 1 [Netlist 29-17] Analyzing 207 Unisim elements for replacement
    - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
    - (Project 1-479) Netlist was created with Vivado 2018.2
    - () [Project 1-570] Preparing netlist for logic optimization
    - 1 [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
    - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740 )	Bonded IOB (500)	BUFGCTRL (32)
∨ N Spartan6_DSP48A1	182	160	1	327	1
A1_REG (reg_mux)	0	18	0	0	0
<b>■ B1_REG</b> (reg_mux_0)	0	18	0	0	0
C_REG (reg_muxpa	0	48	0	0	0
CY0 (reg_muxpara	0	1	0	0	0
CY1 (reg_muxpara	1	1	0	0	0
D_REG (reg_mux_2)	0	18	0	0	0
■ OPMODE_REG (reg	180	8	0	0	0
P_REG (reg_muxpa	0	48	0	0	0

#### **Design Timing Summary**

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.172 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	87	Total Number of Endpoints:	87	Total Number of Endpoints:	162

All user specified timing constraints are met.

## Implementation:

- ✓ 
  ☐ Implementation (1 warning, 92 infos)
  - ∨ 

    □ Design Initialization (11 infos)
    - 1 (Netlist 29-17) Analyzing 207 Unisim elements for replacement
    - (Netlist 29-28) Unisim Transformation completed in 1 CPU seconds
    - (1) [Project 1-479] Netlist was created with Vivado 2018.2
    - (1) [Device 21-403] Loading part xc7a200tffg1156-3
    - 1 (Project 1-570) Preparing netlist for logic optimization
    - (1) [Timing 38-478] Restoring timing data from binary archive.
    - (1) [Timing 38-479] Binary timing data restore complete.
    - (1) [Project 1-856] Restoring constraints from binary archive.
    - (Project 1-853) Binary constraint restore complete
    - (1) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.
    - [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
  - ∨ □ Opt Design (24 infos)
    - (Common 17-349) Got license for feature 'Implementation' and/or device 'xc7a200t'
    - 1 [Project 1-461] DRC finished with 0 Errors
    - (f) [Project 1-462] Please refer to the DRC report (report\_drc) for more information.
    - [Timing 38-35] Done setting XDC timing constraints.
    - (1) [Opt 31-49] Retargeted 0 cell(s).
    - > (1 more like this)
    - > 1 [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells (4 more like this)
    - 1 (Opt 31-662) Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
    - 1 (Pwropt 34-132) Skipping clock gating for clocks with a period < 2.00 ns.
    - (1) [Common 17-83] Releasing license: Implementation
    - (Timing 38-480) Writing timing data to binary archive.
    - 🐧 [Common 17-1381] The checkpoint 'F:/Digital Diploma/work/Spartan6\_DSP48A1/Spartan6\_DSP48A1.runs/impl\_1/Spartan6\_DSP48A1\_opt.dcp' has been generated.
    - [runtcl-4] Executing : report\_drc -file Spartan6\_DSP48A1\_drc\_opted.rpt -pb Spartan6\_DSP48A1\_drc\_opted.pb -rpx Spartan6\_DSP48A1\_drc\_opted.rpx
    - 1 [IP\_Flow 19-234] Refreshing IP repositories
    - (IP\_Flow 19-1704) No user IP repositories specified
    - [IP\_Flow 19-2313] Loaded Vivado IP repository 'D:/vi/Vivado/2018.2/data/ip'.
    - > 1 [DRC 23-27] Running DRC with 2 threads (1 more like this)
    - 1 [Coretcl 2-168] The results of DRC are in file Spartan6\_DSP48A1\_drc\_opted.rpt.
  - V 🚍 Place Design (23 infos)
    - [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
    - > 1 [DRC 23-27] Running DRC with 2 threads (1 more like this)
    - > 1 [Vivado\_Tcl 4-198] DRC finished with 0 Errors (1 more like this)
    - > 1 [Vivado\_Tcl 4-199] Please refer to the DRC report (report\_drc) for more information. (1 more like this)
      - [Place 30-611] Multithreading enabled for place\_design using a maximum of 2 CPUs
      - (a) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
    - > 1 [Timing 38-35] Done setting XDC timing constraints. (2 more like this)
    - 1 [Physopt 32-65] No nets found for high-fanout optimization.
    - (Physopt 32-232) Optimized 0 net. Created 0 new instance.
    - neture (Physopt 32-775) End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
    - place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
    - 1 [Place 30-746] Post Placement Timing Summary WNS=3.990. For the most accurate timing information please run report\_timing.
    - (1) [Common 17-83] Releasing license: Implementation
    - (1) [Timing 38-480] Writing timing data to binary archive.
    - [Common 17-1381] The checkpoint 'F:/Digital Diploma/work/Spartan6\_DSP48A1/Spartan6\_DSP48A1.runs/impl\_1/Spartan6\_DSP48A1\_placed.dcp' has been generated.
    - > (ignated) | Figure 1.0 | File | Spartan6\_DSP48A1\_io\_placed.rpt (2 more like this)

∨ 🏣 Route Design (1 warning, 34 infos)

→ DRC (1 warning)

V 🙃 Pin Planning (1 warning)

- [DRC CFGBVS-7] CONFIG\_ VOLTAGE with Config Bank VCCO. The CONFIG\_MODE property of current\_design specifies a configuration mode (SPIx4) that uses pins in bank 14. I/O standards used in this bank have a voltage requirement of 1.80. However, the CONFIG\_VOLTAGE for current\_design is set to 3.3. Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode. Refer to device configuration user guide for more information. Pins used by config mode: V28 (IO\_L1P\_T0\_D00\_MOSI\_14), V29 (I
- [Vivado\_Tcl 4-199] Please refer to the DRC report (report\_drc) for more information
- () [Route 35-254] Multithreading enabled for route\_design using a maximum of 2 CPUs
- > ① [Route 35-416] Intermediate Timing Summary | WNS=3.974 | TNS=0.000 | WHS=0.105 | THS=-0.105 | (2 more like this)
  ① [Route 35-57] Estimated Timing Summary | WNS=3.977 | TNS=0.000 | WHS=0.246 | THS=0.000 |
- [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report\_timing\_summary.
- (Route 35-16) Router Completed Successfully
- [Common 17-83] Releasing license: Implementation
   [Timing 38-480] Writing timing data to binary archive.
- [Common 17-1381] The checkpoint F:/Digital Diplomalwork/Spartan6\_DSP48A1/Spartan6\_DSP48A1.runs/impl\_1/Spartan6\_DSP48A1\_routed.dcp' has been generated.
- > (1 [DRC 23-27] Running DRC with 2 threads (1 more like this)
- O [Coretal 2-168] The results of DRC are in file Spartan6\_DSP48A1\_drc\_routed rpt.

  O [runto-4] Executing: report\_drc-file Spartan6\_DSP48A1\_drc\_routed rpt-pb Spartan6\_DSP48A1\_drc\_routed pb-rpx Spartan6\_DSP48A1\_drc\_routed rpt-pb Spartan6\_DSP48A1\_drc\_routed pb-rpx Spartan6\_DSP48A1\_drc\_routed rpt-pb Spartan6\_DSP48A1\_drc\_routed rpt-p
- > (1) [Timing 38-35] Done setting XDC timing constraints. (2 more like this)
- (DRC 23-133) Running Methodology with 2 threads
- [Coretcl 2-1520] The results of Report Methodology are in file Spartan6\_DSP48A1\_methodology\_drc\_routed.rpt.
- IVivado Tcl 4-545! No incremental reuse to report, no incremental placement and routing data was found.
- [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min\_max, Timing Stage: Requireds. (1 min\_max, Timing Stage: Requireds.)
- > (Timing 38-191) Multithreading enabled for timing update using a maximum of 2 CPUs (1 more like this)
- nplemented Design (9 infos)
- → □ General Messages (9 infos)
  - 1 [Netlist 29-17] Analyzing 207 Unisim elements for replacement
  - () [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - [Project 1-479] Netlist was created with Vivado 2018.2
  - [Project 1-570] Preparing netlist for logic optimization
  - [Timing 38-478] Restoring timing data from binary archive
  - (Timing 38-479) Binary timing data restore complete.

  - [Project 1-856] Restoring constraints from binary archive
  - (Project 1-853) Binary constraint restore complete.
  - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740 )	Bonded IOB (500)	BUFGCTRL (32)
∨ N Spartan6_DSP48A1	181	179	92	181	50	1	327	1
A1_REG (reg_mux)	0	18	8	0	0	0	0	0
■ B1_REG (reg_mux_0)	0	36	14	0	0	0	0	0
C_REG (reg_muxpa	0	48	13	0	0	0	0	0
CY0 (reg_muxpara	0	2	2	0	0	0	0	0
CY1 (reg_muxpara	1	1	1	1	1	0	0	0
D_REG (reg_mux_2)	0	18	10	0	0	0	0	0
■ OPMODE_REG (reg	180	8	55	180	0	0	0	0
P_REG (reg_muxpa	0	48	12	0	0	0	0	0

esign Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.979 ns	Worst Hold Slack (WHS):	0.261 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 n
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints:	181
All user specified timing constrai	nts are met				

