# Logic design 2

Lab 3

#### Name & IDs:


```
كريم فتحي عبد العزيز محمد مصطفى ( 20011116 )
احمد محمد حسن محمد صالح ( 20010174 )
عمر محمود عبد الوهاب السيد( 20011027 )
محمد احمد علي رياض علي ( 20011457 )
فارس محمد انور رزق ( 20011065 )
محمد عمرو عبد الفتاح ( 20011675 )
```

#### **Problem Statement**

Design and implement a 4-bit BCD up/down counter. The counter should work as follows:

- If input X = 0, the counter counts up. Otherwise, it counts down.
- If counting up, the counter's value should be: 0000, 0001, 0010...
- If counting down: 0010, 0001, 0000...

### Simulation samples:



### code snippets:

```
library ieee;
use ieee.std_logic_1164.all;
entity D_flipflop is
    port (
        clk : in std_logic;
        rst : in std_logic;
          : in std_logic;
            : out std_logic
    );
end D_flipflop;
architecture flip of D_flipflop is
    signal tmp:std_logic;
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
tmp <= '0';
            else
                 tmp <= d;
            end if:
        end if;
    end process;
q <= tmp;
end architecture;
```

```
library ieee;
 use ieee.std_logic_1164.all;
 entity bcd_counter is
                                        port (
                                                                               clk : in std_logic;
                                                                                rst : in std_logic;
                                                                                                                      : in std_logic;
                                                                                                                        : out std_logic_vector(3 downto 0)
                                        );
  end bcd_counter:
 architecture count of bcd_counter is
                                        component D_flipflop is
                                                                                port (
                                                                                                                      clk : in std_logic;
                                                                                                                      rst : in std_logic;
                                                                                                                      d : in std_logic;
                                                                                                                                                              : out std_logic
                                                                                ):
                                        end component;
                                        signal q1,q2,q3,q4: std_logic;
                                        signal xb,q1b,q2b,q3b,q4b: std_logic;
                                        signal d1,d2,d3,d4: std_logic;
begin
                             xb \ll not x;
                             q1b <= not q1;
                             q2b \ll not q2;
                             q3b <= not q3;
                             q4b \ll not q4;
                             d1 \le (xb \text{ and } q1 \text{ and } q4b) \text{ or } (x \text{ and } q1 \text{ and } q4) \text{ or } (xb \text{ and } q2 \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q2 \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q2 \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q2 \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q2 \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ and } q3 \text{ and } q4) \text{ or } (xb \text{ an
and q1b and q2b and q3b and q4b);
                             d2 \ll (xb \text{ and } q2 \text{ and } q3b) \text{ or } (q2 \text{ and } q3 \text{ and } q4b) \text{ or } (x \text{ and } q2 \text{ and } q4) \text{ or } (x \text{ and } q1 \text{ or } (x \text{ and } q2 \text{ and } q3 \text{ or } (x \text{ and } q2 \text{ and } q3 \text{ or } (x \text
and q4b)or(xb and q2b and q3 and q4);
                             d3 \ll (xb \text{ and } q3 \text{ and } q4b) \text{ or } (x \text{ and } q3 \text{ and } q4) \text{ or } (x \text{ and } q4b) \text{ or } (xb \text{ and } q4b
q1b and q3b and q4)or(x and q2 and q3b and q4b);
                             d4 \ll q4b;
                             f_1: D_flipflop port map(clk,rst,d1,q1);
                            f_2: D_flipflop port map(clk,rst,d2,q2);
                             f_3: D_flipflop port map(clk,rst,d3,q3);
                             f_4: D_flipflop port map(clk,rst,d4,q4);
                             z(3) \ll q1;
                             z(2) \ll q2;
                             z(1) \ll q3;
                             z(0) <= q4;
end architecture;
```


#### Test:

```
VH
library ieee;
use ieee.std_logic_1164.all;
entity tb_bcd_counter is
end tb_bcd_counter;
architecture tb of tb_bcd_counter is
    component bcd_counter
         port (clk : in std_logic;
                rst : in std_logic;
               x : in std_logic;
                   : out std_logic_vector (3 downto 0));
                z
    end component;
    signal clk : std_logic;
    signal rst : std_logic;
    signal x : std_logic;
               : std_logic_vector (3 downto 0);
    signal z
    constant TbPeriod : time := 1000 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
signal TbSimEnded : std_logic := '0';
begin
    dut : bcd_counter
    port map (clk => clk,
              rst => rst,
              x => x,
z => z);
    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
    -- EDIT: Check that clk is really your main clock signal
    clk <= TbClock;</pre>
    stimuli : process
    begin
        -- EDIT Adapt initialization as needed
        x <= '0';
        -- Reset generation
        -- EDIT: Check that rst is really your reset signal
rst <= '1';</pre>
        wait for TbPeriod;
rst <= '0';</pre>
        wait for TbPeriod;
```

```
-- EDIT Add stimuli here

x <='0';
wait for 100 * TbPeriod;
x <='1';
wait for 100 * TbPeriod;
-- Stop the clock and hence terminate the simulation
TbSimEnded <= '1';
wait;
end process;
end tb;
```

# Minimized State diagram:



#### Transition table:

Present state	Next state		
	X=0	X=1	
0000	0001	1001	
0001	0010	0000	
0010	0011	0001	
0011	0100	0010	
0100	0101	0011	

0101	0110	0100
0110	0111	0101
0111	1000	0110
1000	1001	0111
1001	0000	1000

## KMaps & Equation:

$$\begin{array}{l} \mathtt{D1} = \overline{X}.\,Q1.\,Q4 + X.\,Q1.\,Q4 + \overline{X}.\,Q2.\,Q3.\,Q4 + \\ X\overline{Q1}.\,\overline{Q2}.\,\overline{Q3}.\,\overline{Q4} \end{array}$$

0	0	0
0	1	0
Χ	Χ	Χ
0	Χ	Х
0	0	0
0	0	0
Χ	Χ	X
1	Χ	Χ
	0 X 0 0 0 X	0 1 X X X 0 X 0 0 0 0 X X X

$$D2 = \overline{X}. Q2. \overline{Q3} + Q2. Q3. \overline{Q4} + X. Q2. Q4 + X. Q1. \overline{Q4} + \overline{X}. \overline{Q2}. Q3. Q4$$

0	0	1	0
1	1	0	1
Χ	X 0	X	X
0	0		Χ
0	0	0	0
0	1	1	1
1 X 0 0 0 X 1	Χ	Χ	Χ
1	0	Χ	Χ

 $D3 = \overline{X}. Q3. \overline{Q4} + X. Q3. Q4 + X. Q1. \overline{Q4} + \overline{X} \overline{Q1}. \overline{Q3}. Q4 + X. Q2. \overline{Q3}. \overline{Q4}$ 

0	1	0	1
0	1	0	1
Χ	Χ	X	Χ
0	0	Χ	Χ
0	0	1	0
1	0	1	0
0 X 0 0 1 X	Х	Χ	X
1	0	Χ	X

$$D4 = \overline{Q4}$$

1	0	0	1
1	0	0	1
Χ	Χ	Χ	Χ
1	0	X	Χ
1	0	0	1
1	0	0	1
1 X 1 1 X 1	Χ	Х	Χ
1	0	Χ	Χ