# logic design 2

## Lab1

#### Name & IDs:

كريم فتحي عبد العزيز محمد مصطفى (20011116) احمد محمد حسن محمد صالح (20010174) عمر محمود عبد الوهاب السيد(20011027) محمد احمد علي رياض علي (20011457) فارس محمد انور رزق (20011065) محمد عمرو عبد الفتاح (20011675)


### 1. problem statement:

It is required to use VHDL to design and test a 4 bit ripple adder, which adds 2 4-bit inputs introducing sum and carry signals. You should implement the following modules:

- 1. Half adder.
- 2. Full adder using the half adder.
- 3. 4-bit ripple adder/subtractor using the full adder.

## 2.simulation samples:

#### 1. half adder:




## 2. full adder:



## 3. ripple adder/subtractor:

## 1- adding:



## 2-subtracting:



## 3.code snippets:

#### 1. half adder:

```
library IEEE;
use IEEE.std logic 1164.all;
entity half adder is
port(
  a : in std logic;
  b : in std logic;
  sum : out std logic;
  carry : out std logic);
end half adder;
architecture half adderfun of half adder is
begin
sum <= a xor b;
carry <= a and b;
end half adderfun;
```

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.NUMERIC STD.all;
entity testbench half adder is
end testbench half adder;
architecture tb half of testbench half adder is
component half adder is
port(
  a : in std logic;
 b : in std logic;
 sum : out std logic;
 carry : out std logic);
end component;
signal a h,b h,sum h,carry h : std logic;
begin
DUT : half adder port map (a h,b h,sum h,carry h);
process
begin
for i in 0 to 3 loop
      (a h,b h) <= STD LOGIC VECTOR(TO UNSIGNED(i,2));</pre>
      wait for 1 NS;
end loop;
a h <= '0';
b h <= '0';
assert false report "test done" severity note;
wait ;
end process;
end tb half;
```

#### 2. full adder:

```
library IEEE;
use IEEE.std logic 1164.all;
entity full adder is
port(
  A2 : in std logic;
  B2 : in std logic;
  C2 : in std logic;
  sum 2 : out std logic;
  carry 2 : out std logic);
end full adder;
architecture full adder fun of full adder is
component half adder is
port(
 a : in std logic;
 b : in std logic;
  sum : out std logic;
  carry : out std logic);
end component;
signal sig 1,sig 2,sig 3:std logic;
begin
eq bit0 : half adder port map(A2,B2,sig 1,sig 2);
eq bit1 : half adder port map( sig 1, C2 , sum 2, sig 3);
carry 2 <= sig 3 or sig 2;
end full adder fun;
```

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.NUMERIC STD.all;
entity testbench full adder is
end testbench full adder;
architecture tb full of testbench full adder is
component full adder is
port(
  A2 : in std logic;
  B2 : in std logic;
  C2 : in std logic;
  sum 2 : out std logic;
  carry 2 : out std logic);
end component;
signal a,b,cin,sum,carry : std logic;
begin
DUT : full adder port map(a,b,cin,sum,carry);
process
begin
for i in 0 to 7 loop
      (a,b,cin) <= STD LOGIC VECTOR(TO UNSIGNED(i,3));</pre>
      wait for 1 NS;
end loop;
a <= '0';
b <= '0';
cin <= '0';
assert false report "test done" severity note;
wait ;
end process;
end tb full;
```

#### 3. ripple adder/subtractor:

## 1-adding:

```
library IEEE;
use IEEE.std logic 1164.all;
entity ripple adder is
port(
  a : in std logic vector(3 downto 0);
  b : in std logic vector (3 downto 0);
  s : out std logic vector(3 downto 0);
  c3 : out std logic);
end ripple adder;
architecture ripple adder fun of ripple adder is
component full adder is
port(
  A2 : in std logic;
  B2 : in std logic;
  C2 : in std logic;
  sum 2 : out std logic;
  carry 2 : out std logic);
end component;
signal c0,c1,c2 :std logic;
begin
F A0 : full adder port map(a(0),b(0),'0',s(0),c0);
F A1 : full adder port map(a(1),b(1),c0,s(1),c1);
F A2 : full adder port map(a(2),b(2),c1,s(2),c2);
F A3 : full adder port map(a(3),b(3),c2,s(3),c3);
end ripple adder fun;
```

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.NUMERIC STD.all;
entity testbench is
end testbench;
architecture tb of testbench is
component ripple adder is
port(
 a : in std logic vector(3 downto 0);
  b : in std logic vector(3 downto 0);
  s : out std logic vector(3 downto 0);
 c3 : out std logic);
end component;
signal a in : std logic vector (3 downto 0);
signal b in : std logic vector (3 downto 0);
signal s out : std logic vector (3 downto 0);
signal c3 out : std logic;
begin
DUT : ripple adder port map(a in,b in,s out,c3 out);
process
begin
for i in 0 to 15 loop
      (a in(0), a in(1), a in(2), a in(3)) \leftarrow STD LOGIC VECTOR(TO UNSIGNED(i,4));
    for j in 0 to 15 loop
     (b in(0),b in(1),b in(2),b in(3)) \leftarrow STD LOGIC VECTOR(TO UNSIGNED(j,4));
      wait for 1 NS;
    end loop;
 end loop;
a in <= (3 downto 0 => '0');
b in <= (3 downto 0 => '0');
assert false report "test done" severity note;
wait ;
end process;
end tb;
```

## 2-subtracting:

```
entity ripple subtractor is
port(
  a s : in std logic vector(3 downto 0);
  b s : in std logic vector(3 downto 0);
  s s : out std logic vector(3 downto 0);
  c3 s : out std logic);
end ripple subtractor;
architecture ripple subtractor fun of ripple subtractor is
component full adder is
port(
  A2 : in std logic;
 B2 : in std logic;
 C2 : in std logic;
  sum 2 : out std logic;
  carry 2 : out std logic);
end component;
signal c0 s,c1 s,c2 s,x1,x2,x3,x4 :std_logic;
begin
x1 \le b s(0) xor '1';
x2 \le b s(1) xor '1';
x3 \le b s(2) xor '1';
x4 \le b s(3) xor '1';
F S0: full adder port map(a_s(0),x1,'1',s_s(0),c0_s);
F S1: full adder port map(a s(1), x2, c0 s, s s(1), c1 s);
F S2: full adder port map(a s(2),x3,c1 s,s s(2),c2 s);
F S3: full adder port map(a s(3), x4, c2 s, s s(3), c3 s);
end ripple subtractor fun;
```

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.NUMERIC STD.all;
entity testbench s is
end testbench s;
architecture tb s of testbench s is
component ripple subtractor is
port (
 a s : in std logic vector(3 downto 0);
 b s : in std logic vector(3 downto 0);
 s s : out std logic vector(3 downto 0);
  c3 s : out std logic);
end component;
signal a in s : std logic vector (3 downto 0);
signal b in s : std logic vector (3 downto 0);
signal s out s : std logic vector (3 downto 0);
signal c3 out s : std logic;
begin
DUT s : ripple subtractor port map(a in s,b in S,s out s,c3 out s);
process
begin
for i in 0 to 15 loop
(a in s(0), a in s(1), a in s(2), a in s(3)) <= STD LOGIC VECTOR(TO UNSIGNED(i,4));
    for j in 0 to 15 loop
(b in s(0), b in s(1), b in s(2), b in s(3)) <= STD LOGIC VECTOR(TO UNSIGNED(j,4));
      wait for 1 NS;
    end loop;
end loop;
a in s <= (3 downto 0 => '0');
b in s <= (3 downto 0 => '0');
assert false report "test done" severity note;
wait ;
end process;
end tb s;
```