


## **Lab 1 Introduction to Cadence Analog Design Flow**

<b>Name</b>	<b>AUC ID</b>	<b>Section</b>
<b>Karim Mahmoud Kamal</b>	<b>V23010174</b>	<b>16</b>
<b>Isaac Baqe botros</b>	<b>V23010528</b>	<b>16</b>
<b>Ali Abozaid Ali</b>	<b>V23010317</b>	<b>16</b>

**Analog Design**

**Eng. Mariam Mamdoh**


## First Circuit without operating points:




# A- Kirchhoff's Voltage Law (KVL)

## Experiment#1

### 1- schematic



### 2- The Result




## B-Kirchhoff's Current Law (KCL)

### Experiment#1

#### 1- Schematic

We forgot to take a screenshot of the Schematic but the results are right according to the lab1 documentation.

#### 2- The Result






# Assignment 1

## Experiment#1

### 1- Schematic



### 2- The Result

