



CND212: Digital Testing and Verification


CENTER OF NANOELECTRON GDEVICES



OOP Revision

- Class encapsulates:
 - Variables (properties)
 - Subroutines (methods)
- Class members

- Object: instance of a class.
- O Class constructors: Allocate memory for the object using the new() method.
- Object members are accessed using the (.) notation.





OOP: Parameterized Classes

- Parameters used for objects customization during compile time.
- Can be value parameter or type parameter.


```
class Data #(int size = 8);
  bit [size-1 : 0] data_out;
endclass

class Data #(type T) = int);
  T data_out;
endclass
```

2

OOP: Inheritance

- Any class can be extended to add more properties and/or methods
- o If the method of the parent class is overridden in the child class, then using the 'super' keyword parent class method can be accessed from the child class.



OOP: Remember

- Static variables has one copy in all class instances.
- Static methods can be called without class instantiation and has access to static members only.
- O Virtual class is a class that you cannot create an object from.
- O Virtual methods: in case of identical function names between base and child class, using virtual methods allow access to the child class methods.
- o this keyword: predefined object handle that refers to the current object



OOP: 'define macro

o `define macro in systemverilog is a directive that allows you to define a shorthand or alias for a block of code.

Single line macro

```
`define CALC(VAL1, VAL2, RESULT, EXPR) \
    RESULT = VAL1 EXPR VAL2; \
    $display("Result is %Od", RESULT);

module macro;
    int a=15,b=7;
    int c;
    initial begin
     `CALC(a,b,c,+)
     // It will expands to :
     // c = a + b;
     // $display("Result is %Od",c);
    end
endmodule
```

Multiline macro:






Introduction to UVM



UVM: What is UVM?

- Universal Verification Methodology.
- Class base library defined using systemverilog.
- Maintained by Accellera.
- Supported by multiple EDA vendors (Mentor, Synopsys, Cadence)



Why UVM?




- CENTER OF
 NANOELECTRONIC
 BDEVICES
- 3

- Pre-defined base classes library with built in methods
- Standardized methodology
- Reusability
- Modularity
- Scalability
- Configurability
- Separate test from testbench

UVM Class Hierarchy

 The UVM Class Library provides all the building blocks needed to quickly developed, well-constructed, reusable, testbench components.








UVM Class Hierarchy

UVM void

- The base class for all UVM classes.
- It is an abstract class with no data members or functions.

UVM object

- The base class available for component and sequence branch.
- Provides methods like create, clone, copy, record, compare, print, etc.





CENTER OF NANOELECTRONI GDEVICES



UVM Class Hierarchy

UVM report object

Provides reporting functionality for UVM.

UVM transaction

- Used for generating stimulus and its analysis.
- They are transient in nature.






UVM Class Hierarchy

UVM component

The uvm_component class is the root base class for all UVM components.
 Components are static objects that exist throughout simulation.



- Class constructor new() needs the instance name and handle to its parent.
- All classes derived from uvm_component must call super.new(name,parent).



CENTER OF NANOELECTRONI GDEVICES

UVM Class Hierarchy

UVM component provides many features like:

- Hierarchy: Provides methods for searching and traversing component hierarchy. (get_parent, get_full_name)
- Phasing: UVM defines a set of simulation phases that enable users to control the order in which testbench components are created, initialized, and executed. This allows all components to execute in synchronization.
- Reporting: Provides an interface to uvm_report_handler to process all messages, errors, and warnings.

CENTER OF NANOELECTRO GEOCITECT GEOCITECT GEOCITECS

UVM Class Hierarchy


UVM component provides many features like:

- Objection: Provides an interface to the uvm_objection mechanism.
- Configuration: UVM provides a configuration database that allows users to store and retrieve configuration information for testbench components
- Factory: Provides an interface to the uvm_factory to create new components and objects. This also allows an override mechanism for components and objects. Will be discussed later.

Default constructor for uvm_component has two arguments: name and parent. Default constructor for uvm_object has a single argument: name


UVM Testbench Hierarchy

 The UVM employs a layered, object-oriented testbench hierarchy that allows "separation of concerns" among the various team members.





UVM Testbench Hierarchy





CENTER OF NANOELECTRONICS EDEVICES



UVM Testbench Top

- The testbench top is a static container that has an instantiation of DUT and interfaces.
- The interface instance connects with DUT signals in the testbench top.
- The clock is generated and initially reset is applied to the DUT.
- UVM testbench top is also used to trigger a test using run_test() call.


UVM Testbench Top Jenerate CIKIVS+ in 5 tance of intraces Du T

```
`include "uvm macros.svh"
import uvm_pkg::*;
module (tb_top;)
  bit clk;
  bit reset;
  always #5 clk = ~clk;
  initial begin
    clk = 0;
    reset = 1;
    #5;
    reset = 0:
  end
  add_if vif(clk, reset);
```

```
Instantiate design top
  adder DUT(.clk(vif.clk),
            .reset(vif.reset),
            .in1(vif.ip1),
            .in2(vif.ip2),
            .out(vif.out)
           );
  initial begin
      set interface in config db
    uvm config db#(virtual
add_if)::set(uvm_root::get(), "*", "vif", vif);
    // Dump waves
    $dumpfile("dump.vcd");
    $dumpvars;
  end
  initial begin
    run_test("base_test");
  end
endmodule
```

UVM Test

- The top-level UVM Component in the UVM Test bench.
- Instantiates the top-level environment and configures it.
- Implement run phase to start sequences on required sequencers with raise/drop objection callbacks.



UVM Test

```
class my_test extends uvm_test;
 env env o;
 base_seq bseq;
  `uvm_component_utils(my_test)
    constructor
 function new(string name = "my test",
uvm_component parent = null);
   super.new(name, parent);
 endfunction
 function void build_phase(uvm_phase phase);
   super.build_phase(phase);
   env_o = env::type_id::create("env_o", this);
 endfunction
```

```
task run_phase(uvm_phase phase);
    phase raise objection (this);
    bseq = base_seq::type_id::create("bseq");
    repeat(10) begin
      #5; bseq.start(env_o.agt.seqr);
    end
    phase drop_objection(this);
    `uvm info(get type name, "End of
testcase", UVM LOW);
  endtask
endclass
```

UVM Environment

 The UVM Environment is a higher-level verification and hierarchical component that groups together other verification components that are interrelated.

The top-level UVM Environment encapsulates all the verification components targeting the DUT like UVM Agents, UVM Scoreboards, or even other UVM Environments.

uvm_env
The base class for hierarchical containers of other components that together comprise a complete environment.
CLASS HIERARCHY
uvm_void
uvm_object
uvm_report_object
uvm_component
uvm_env
CLASS DECLARATION
virtual class uvm_env extends uvm_component
METHODS
new Creates and initializes an instance of this class using the normal constructor arguments for wwm_component : name is the name of the instance, and parent is the handle to the hierarchical parent, if any.

UVM Environment

```
class env extends uvm_envj
  uvm_component_utils(env)
 agent agt;
 scoreboard sb;
 func_cov fcov;__
  function new(string name = "env", uvm_component parent = null);
    super.new(name, parent);
  endfunction
 function void build phase(uvm phase phase);
    super.build_phase(phase);
    agt = agent::type_id::create("agt", this);
    sb = scoreboard::type id::create("sb", this);
    fcov = func cov::type id::create("fcov", this);
 endfunction
 function void connect_phase(uvm_phase phase);
   // connect agent and scoreboard using (TLM interface)
   // Ex. agt.mon.item_collect_port.connect(sb.item_collect_export);
 endfunction
endclass
```

學






UVM Agent

- The UVM agent is a hierarchical component that contains UVM Sequencer, UVM
 Driver, and UVM Monitor that are dealing with a specific DUT interface.
- UVM Agents might include other components, like coverage collectors, protocol checkers, a TLM model, etc.
- The UVM environment may contain more than one agent. The agent can initiate the transactions to the DUT or react to the transaction requests.
- There are two types of agents:
 - 1. Active
 - 2. Passive

CENTER OF NANOELECTRONICS GOEVICES

UVM Agent

 Active agent stimulates the DUT by driving transactions and monitors the device. It instantiates all three components driver, monitor, and sequencer.



Passive agent does not drive stimulus to the DUT. It instantiates only a monitor component.
 It is used as a sample interface for coverage and checker purposes.



UVM Agent

```
class a_agent extends uvm_agent;
  driver drv;
 sequencer seqr;
  monitor A mon A;
  `uvm_component_utils(a_agent)
 function new(string name = "a_agent", uvm_component parent = null);
    super.new(name, parent);
  endfunction
 function void build_phase(uvm_phase phase);
    super.build phase(phase);
    if(get_is_active() == UVM_ACTIVE) begin
     drv = driver::type_id::create("drv", this);
     _segr = sequencer::type id::create("segr", this);
      `uvm_info(get_name(), "This is Active agent", UVM_LOW);
   end
   mon_A \ monitor_A::type_id::create("mon_A", this);
  endfunction
```

```
function void connect_phase() uvm_phase
phase);
    super.connect_phase(phase);
    if(get_is_active() == UVM_ACTIVE)

drv.seq_item_port.connect(seqr.seq_ite
m_export);
    endfunction
endclass
```

UVM Sequence Items


 Generate stimulus and has control capabilities for the sequence-sequencer mechanism.

```
class(seq_item)extends uvm_seqeunce_item;
 rand int
                  value;
 rand color_type colors;
 rand byte
           data[4];
 -rand bit [7:0] addr;
  `uvm object utils begin(my object)
  `uvm_field_int(value, (UVM_ALL_ON)
  `uvm_field_string(names, UVM_ALL_ON)
  `uvm field enum(color type, colors, UVM ALL ON)
  `uvm_field_sarray_int(data, UVM_ALL_ON)
  `uvm_field_int(addr, UVM_ALL_ON)
  `uvm object utils end
 function new(string name = "my object");
    super.new(name);
  endfunction
endclass
```



UVM Sequence

- UVM sequence is a container that holds data items (uvm_sequence_items) which are sent to the driver via the sequencer.
- Can be transient or persistent.
- To operate, each UVM Sequence is eventually bound to a UVM Sequencer.
- Multiple UVM Sequence instances can be bound to the same UVM Sequencer



UVM Sequence

```
class my_sequence extends (uvm_sequence
#(my_seq_item);
    uvm_object_utils(my_sequence)

function new(string name = "my_sequence");
    super.new(name);
    endfunction

task body();
    ...
    endtask
endclass
```


```
task body();
   `uvm_do(seq1); // calling seq1
   `uvm_do(seq2); // calling seq2
Endtask

task body();
   `uvm_create(req);
   assert(req.randomize());
   `uvm_send(req);
endtask
```

```
task body();
    req = seq_item::type_id::create("req");
    wait_for_grant();
    assert(req.randomize());
    send_request(req);
    wait_for_item_done();
    get_respose(rsp);
endtask
```

UVM Sequencer

- The UVM sequencer behaves as an arbiter for controlling transaction flow from multiple stimulus sequences.
- Also controls the flow of UVM Sequence Items generated by one or more UVM Sequences.
- The uvm_sequencer class is a parameterized class of type REQ sequence_item
 and RSP sequence item. RSP sequence item is optional.



UVM Sequencer

```
class (my_sequencer) extends uvm_sequencer
# (data_item);
    uvm_component_utils(my_sequencer)

function new (string name, uvm_component
parent);
    super.new(name, parent);
    endfunction
endclass
```


UVM Driver

- The UVM Driver receives the sequence Item transactions from the UVM Sequencer and applies it on the DUT Interface.
- O The uvm_driver class is a parameterized class of type REQ sequence_item and RSP sequence item. RSP sequence item is optional.
- The sequencer and driver communicate with each other using a bidirectional TLM interface to transfer REQ and RSP sequence items.

CENTER OF NANOELECTRO GOEVICES

UVM Driver

- The driver has uvm_seq_item_pull_port which is connected with uvm_seq_item_pull_export of the associated sequencer.
- The TLM connection between driver and sequencer is one-to-one connection. It
 means neither multiple sequencers are connected to a single driver nor multiple
 drivers connected to a single sequencer.



UVM Driver

```
class driver extends uvm_driver#(seq_item);
 virtual add if vif;
  `uvm component utils(driver)
 function new(string name = "driver", uvm component parent
= null);
    super.new(name, parent);
 endfunction
 function void build_phase(uvm_phase phase);
   super.build_phase(phase);
    if(!uvm_config_db#(virtual add_if) :: get(this, "",
"vif", vif))
     `uvm_fatal(get_type_name(), "Not set at top level");
endfunction
 task run phase (uvm phase phase);
   // Get the sequence_item and drive it to DUT
 endtask
endclass
```

```
task run_phase (uvm_phase phase);
  forever begin
    seq_item_port.get_next_item(req);
    // Driving logic
    ...
    seq_item_port.item_done();
    end
endtask
```

```
task run_phase (uvm_phase phase);
  forever begin
    seq_item_port.get(req);
    // Driving logic
    ...
    seq_item_port.put(rsp_item);
    end
endtask
```

UVM Monitor

- A UVM monitor is a passive component used to capture DUT signals using a virtual interface and translate them into a sequence item format.
- These sequence items or transactions are broadcasted to other components like the UVM scoreboard, coverage collector, etc.
- o It uses a TLM analysis port to broadcast transactions.
- The uvm_analysis_port is a specialized TLM based class whose interface consists
 of a single function write () and can be embedded within any component.
- O This port contains a list of analysis exports that are connected to it, When the monitor calls analysis_port.write(), it basically cycles through the list and calls the write() method of each connected export.



UVM Monitor


```
class (monitor extends uvm monitor)
  // declaration for the virtual interface, analysis port, and
monitor sequence item.
  virtual add if vif;
  uvm_analysis_port #(seq_item) item_collect_port;
  seq item mon item;
  `uvm component utils(monitor)
  // constructor
  function new(string name = "monitor", uvm component parent = null);
    super.new(name, parent);
    item collect port = new("item collect port", this);
   mon item = new();
  endfunction
  function void build phase(uvm phase phase);
    super.build phase(phase);
   if(!uvm_config_db#(virtual add_if) :: get(this, "", "vif", vif))
`uvm_fatal(get_type_name(), "Not set at top level");
  endfunction
```

```
task run_phase (uvm_phase phase);
  forever begin
    // Sample DUT information and
translate into transaction
    item_collect_port.write(mon_item);
  end
  endtask
endclass
```

UVM Scoreboard

The UVM Scoreboard checks the behavior of a certain DUT.

UVM Agent analysis ports, runs the input transactions through a reference model (also known as the predictor) to produce expected transactions, and then compares the expected output versus the actual output.



UVM Scoreboard

```
class (scoreboard extends avm scoreboard;
  uvm analysis imp #(seq item, scoreboard)
item collect export;
  seq item item q[$];
  `uvm component utils(scoreboard)
  function new(string name = "scoreboard", uvm component
parent = null);
    super.new(name, parent);
    item collect export = new("item collect export", this);
  endfunction
  function void build phase(uvm phase phase);
    super.build phase(phase);
  endfunction
  function void write(seg item reg);
    `uvm_info(get_type_name, $sformatf("Received transaction
= %s", req), UVM LOW);
    item q.push back(req);
  endfunction
```

```
task run_phase (uvm_phase phase);
    seq_item sb_item;
    forever begin
        wait(item_q.size > 0);

    if(item_q.size > 0) begin
        sb_item = item_q.pop_front();
        // Checking comparing logic
        ...
    end
    end
    end
endtask
endclass
```

Try Building a Simple UVM Test

```
program automatic mytest;
       import uvm_pkg::*;
       class my_test extends uvm_test;
       `uvm_component_utils(my_test)
 6
       // constructor
       function new(string name = "my test", uvm component parent = null);
         super.new(name, parent);
       endfunction
10
11
       virtual task run_phase(uvm_phase phase);
12
13
         phase.raise_objection(this);
14
           `uvm_info(get_type_name, "Hello World!", UVM_LOW);
         phase.drop_objection(this);
15
16
                                                             Compile using:
17
       endtask
18
     endclass
19
20
     initial run_test();
     endprogram
```

vcs -sverilog -ntb_opts uvm-1.2 mytest.sv ./simv +UVM_TESTNAME=my_test





Thank you