Half Adder

1) Unsigned
2) 1-bit

1- System specification
2- I/O Set
3- Control Signals
4- Block Diagram ==> Design
5- Timing Diadram
6- Logic Description (HDL, Schematic..etc)
7- Testing plan





Timing Diagram


Timing Diagram
A
B
S
C

Logisim



Verilog

```
module half_adder_dataflow (A, B, C, S);
 input A, B;
 output C, S;
 assign S=A ^ B;
 assign C=A & B;
endmodule
```

1- Structural
2- Behavioral
3- Data Flow



1) Structural

```
module half_adder_gate (A, B, C, S);
 input A, B;
 output C, S;
 xor g1(S, A, B);
 and g2(C, A, B);
endmodule
```

2) Data flow

```
module half_adder_dataflow (A, B, C, S);
 input A, B;
 output C, S;
 assign S=A ^ B;
 assign C=A & B;
endmodule
```

3) Behavioral

```
module half_adder_behavioral (A, B, S, C);
 input A, B;
 output reg S, C;

 always @ (*)
  begin

  case ({A, B})
  3'b00: S = 0;
  3'b01: S = 1;
  3'b10: S = 1;
  3'b11: S = 0;
  endcase

  case ({A, B})
  3'b00: C = 0;
  3'b01: C = 0;
  3'b10: C = 0;
  3'b11: C = 1;
  endcase
  end
endmodule
```

A B = 01 10



HA

Testing plan



Full Adder using Half Adder




A0
B0
C0
SUM
Carry
SUM
CARRY

You are required to design and implement an arithmetic unit that is capable of adding, subtracting and multiplying two signed magnitude numbers, and displays the result of the operation performed along with some additional flags regarding the operation and the result.



Description

The arithmetic unit takes two 5-bits signed magnitude inputs, A and B, and an additional input called Mode of Operation, which informs the arithmetic unit which function to perform on A and B:

☐ Addition: Result = A + B

During the addition A, B and Result are all 6-bits signed numbers.

☐ Subtraction: Result = A - B

During the subtraction A, B and Result are all 5-bits signed numbers.

☐ Multiplication: Result = A * B

During the multiplication A and B are 5-bits signed number and Result is 9-bits signed number.

The multiplication of 4-bits by 4-bits yields a result of 8-bits, therefore Result is composed of 8-bits

for the value and 1-bit for the sign.

The multiplication of 15 x -15 = -225, which in binary is (01111)2 x (11111)2 = (111100001)2

☐ Division: Result = A / B

During the division A, B and Result are all 5-bits signed numbers.

Our division is integer division, so we neglect the fraction part of the result.

The division of 15 / -2 = -7, which in binary is (01111)2 / (10010)2 = (10111)2

Block Diagram (15 min)

Flags

o Sign Flag:

The sign flag indicates if the result is negative. The flag is set to 1 if the result is negative and 0 otherwise.

o Zero Flag:

The zero flag indicates if the result is zero. The flag is set to 1 if the result is zero and 0 otherwise.

o Div by Zero Flag:

The divide by zero flag indicates if we divide by zero. The flag is set to 1 if B operand equal zero in division operation and 0 otherwise.


A
B
Select Operation
Sign Flag
MUX
MUX
MUX
Divsion By ZeroFlag