





CND 111: Introduction to Digital Design

Assignment #: 7

Section #: 16


Submitted by:

Student Name	ID
Aya Ahmed Abdelrahman	23010284
Karim Mahmoud Kamal	V23010174
Tarek salah abdalhafeez	V23010337


Submitted to TA: Mohamed Elshafey

Date: 15/11/2023

➤ Assignment 7



SISO (serial input serial output) design



```
pmodule SISO(input IN,
2
      input CLK,
      input RST,
4
     Loutput reg OUT);
5
      reg [3:0] SHIFT_REG;
6
      always@(posedge CLK or negedge RST)
7
8
9

    begin
    if(!RST)


        begin
10
        SHIFT_REG<='b0;
11
        out <= 1'b0;
12
        end
13
        else
L4
          begin
15
          SHIFT_REG[0]<=IN;</pre>
          SHIFT_REG[1]<=SHIFT_REG[0];</pre>
16
17
          SHIFT_REG[2]<=SHIFT_REG[1];</pre>
18
          SHIFT_REG[3]<=SHIFT_REG[2];</pre>
19
          OUT<=SHIFT_REG[3];
20
          end
21
       end
22
23
24
```

The module has four ports:


- IN: This is the input signal that represents the data to be shifted into the register. It is connected to the least significant bit (SHIFT_REG [0]) of the shift register.
- CLK: This is the clock input signal that controls the timing of the circuit. The shift register updates its values on the positive edge of the clock.
- RST: This is the reset input signal. When it is low (0 or negedge), the shift register is reset, and all its bits are set to 0. When it is high (1 or posedge), the shift register operates normally.
- OUT: This is the registered output signal. It represents the most significant bit (SHIFT_REG [3]) of the shift register and holds the value of the data that has been shifted out.

Inside the module, it's important to note that the shift register updates its values only on the positive edge of the clock (posedge CLK) or the negative edge of the reset signal (negedge RST). This ensures that the register operates synchronously with the clock and maintains stability during the signal transitions. If RST is high (posedge), indicating normal operation, the code block inside the else statement executes. Here, the shift register is updated by shifting the existing bits to the right (from SHIFT_REG [0] to SHIFT_REG [3]), and the input data IN is loaded into the least significant bit (SHIFT_REG[0]). This shift operation effectively moves the data through the register.

➤ Convolutional encoder block design




```
Ln#
      module convolutional_encoder(input i_bit, input CLK,
        input RST,
        output reg out1, out2);
        localparam S0=2'b00,
                                    S1=2'b01,
                                    S2=2'b10,
                                    S3=2'b11;
     reg [1:0] current_state,next_state;
always @(posedge CLK or negedge RST)
begin
10
11
12
     if(!RST)
begin
14
15
                          current_state<=S0;
17
          else
     中
          begin
                 current_state<=next_state;
20
21
        end
22
23
24
        always @(*)
     begin
case (current_state)
S0:begin
25
26
27
28
                          if (i_bit)
                           begin
                                    next_state=S2;
                                    out1=1'b1;
out2=1'b1;
30
31
33
                            else
      中
34
                            begin
                             next_state=S0;
35
                                    outl=1'b0;
37
38
                                    out2=1'b0;
                           end
      | S1:begin
40
                          if(i_bit)
41
42
                            begin
43
                                    next_state=S2;
44
                                   out1=1'b0;
out2=1'b0;
45
46
                              end
                               else
      中
48
                              begin
                               next_state=S0;
out1=1'b1;
out2=1'b1;
49
50
52
                              end
53
54
               end
      □ S2:begin
                             if(i_bit)
56
                              begin
57
                                       next_state=S3;
58
                                       out1=1'b0;
out2=1'b1;
59
                               end
61
                               else
62
                              begin
                               next_state=S1;
outl=1'b1;
63
64
                                out2=1'b0;
66
                              end
67
              end
      □ S3:begin
68
69
                             if(i_bit)
                              begin
71
72
73
                                       next_state=S3;
                                       outl=1'b1:
                                       out2=1'b0;
                               end
75
76
77
                               else
                              begin
                               next_state=S1;
outl=1'b0;
78
                                out2=1'b1;
80
                              end
81
82
               end
         endcase
83
         end
84
85
       endmodule
86
```




Convolutional encoding is a technique used in digital communication systems for error detection and correction. It adds redundancy to the transmitted data, which helps in detecting and correcting errors at the receiver side. The convolutional encoder works by encoding the input data bit (i_bit) based on the current state of the encoder. The encoder has four states: S0, S1, S2, and S3. These states are represented by 2-bit values (reg [1:0] current_state, next_state;). By following these encoding rules, the convolutional encoder produces two encoded output bits (out1 and out2) based on the input bit (i_bit) and the current state of the encoder. Convolutional codes, like the ones implemented by this encoder, are widely used in various communication systems, including wireless communication, satellite communication, and error-correction techniques such as Viterbi decoding. The encoded data can be transmitted over a noisy channel, and at the receiver side, decoding techniques are used to recover the original data by reversing the encoding process.


➤ Clock divider




```
E:/AUC assignments/Digital/conv_encoder/CLK_DIV.v - Default ===
  Ln#
   1
       module CLK_DIV(input i_clk,
   2
         input RST,
   3
        output o_clk);
         reg Q;
   5
         wire D;
         always @(posedge i_clk or negedge RST)
   6
          if(!RST)
   8
           begin
                  Q<=1'b0;
  10
           end
  11
           else
  12
            begin
  13
                  Q \le D;
  14
             end
  15
       assign D = ~Q;
assign o_clk = Q;
  16
  17
         endmodule
```



In this module, it takes an input clock signal (i_clk) and produces a divided output clock signal (o_clk). The clock division is achieved by toggling the state of the Q register on each rising edge of the input clock (divided clock frequency by 2). The division factor is determined by the relationship between Q and its complement D. When Q is high, D is low, and vice versa. The output clock signal o_clk follows the state of Q, resulting in a divided frequency compared to the input clock. The reset signal (RST) is used to initialize the clock divider to a known state.



➤ Double bit serializer



```
✓ E:/AUC assignments/Digital/conv_encoder/DOUBLE_BIT_serializer.v (/tb/U0/U3) - Default =
   1 ★ □ module DOUBLE BIT serializer(input [1:0] IN,
         input CLK,
   3
         input RST,
   4
        - output reg OUT);
   5
         reg SER FLAG;
   6
         always@(posedge CLK or negedge RST)
   7
       □ begin
   8
          if (!RST)
   9
           begin
           OUT <= 1 'b0;
 10
 11
            SER FLAG<=1'b0;
 12
           end
 13
           else
       白
 14
            begin
 15
                   if (!SER FLAG)
 16
                    begin
 17
                           OUT<=IN[0];
 18
                            SER FLAG<=1'bl;
 19
                     end
 20
                    else
 21
                    begin
                     OUT<=IN[1];
 22
 23
                            SER FLAG<=1'b0;
 24
                     end
 25
             end
 26
          end
```

comments

In this module, it represents a double-bit serializer that takes a 2-bit input (IN) and produces a serialized output bit (OUT). If the RST signal is low (negedge), indicating a reset condition, the code block inside the if statement executes. In this case, OUT is set to logic 0, representing the initial state of the serializer. Additionally, SER_FLAG is set to logic 0 to indicate that the serializer is not in the middle of serializing bits. If the RST signal is high (posedge), indicating normal operation, the code block inside the else statement executes. The value of OUT and SER_FLAG is updated based on the current state of the serializer. When SER_FLAG is low (indicating that the serializer is not in the middle of serializing bits), the code block inside the nested if statement executes. In this case, OUT is assigned the value of the first bit (IN [0]) from the input IN, and SER_FLAG is set to logic 1 to indicate that the next bit should be serialized. When SER_FLAG is high, the code block inside the nested else statement executes. In this case, OUT is assigned the value of the second bit (IN [1]) from the input IN, and SER_FLAG is set to logic 0 to indicate that the serialization of bits is complete.


> TOP module and test bench

```
module TOP(input i_serial_in,
input CLK,
input RST,
output o_serial_out);
wire o_CLK,BIT,outl,out2,SER_IN;
CLK_DIV UO (.i_clk(CLK),.RST(RST),.o_clk(o_CLK));
SISO U1 (.IN(i_serial_in),.CLK(o_CLK),.RST(RST),.OUT(BIT));

SISO U2 (.IN(SER_IN),.CLK(CLK),.RST(RST),.OUT(o_serial_out));
DOUBLE_BIT_serializer U3 (.IN({out2,out1}),.CLK(CLK),.RST(RST),.OUT(SER_IN));
convolutional_encoder U4 (.i_bit(BIT),.CLK(o_CLK),.RST(RST),.out1(out1),.out2(out2));
endmodule
```

> Test bench

```
E:/AUC assignments/Digital/conv_encoder/tb.v (/tb) - Default ===
  Ln#
       module tb();
        reg i_serial_in,CLK,RST;
         wire o_serial_out;
   3
         TOP UO (.i_serial_in(i_serial_in),.CLK(CLK),.RST(RST),.o_serial_out(o_serial_out));
   6
        initial
      □ begin
   8
         i_serial_in=l'bl;
         CLK=1'b0;
  10
         RST=1'b0:
          repeat(5) @(posedge CLK);
        RST=1'b1;
  12
  13
         i_serial_in=1'b0;
  14
         repeat(2) @(posedge CLK);
         i_serial_in=l'bl;
  15
  16
        repeat(2) @(posedge CLK);
  17
        i_serial_in=1'b0;
          repeat(2) @(posedge CLK);
  19
        i_serial_in=1'b1;
  20
         repeat(2) @(posedge CLK);
  21
        i_serial_in=1'b0;
  22
          repeat (30) @ (posedge CLK);
  23
         $stop;
  24
         end
  25
  26
         always #5 CLK=~CLK;
  27
  28
         endmodule
```




the TOP module integrates various sub-modules to implement a data transmission system. It includes a clock divider (CLK_DIV), a serial-in, serial-out shift register (SISO), a double-bit serializer (DOUBLE_BIT_serializer), and a convolutional encoder (convolutional_encoder). These modules work together to receive an input serial data stream, perform serialization, shift register operations, encoding, and produce the final serialized output data. The clock divider ensures proper synchronization and timing of the system. The top module integrates the following blocks:


- U0 is an instance of the CLK_DIV module, which represents a clock divider. It takes the input clock signal (CLK) and produces a divided clock signal (o_CLK).
- U1 is an instance of the SISO module, which represents a serial-in, serial-out shift register. It takes the input serial data (i_serial_in), clock signal (o_CLK), and reset signal (RST), and produces the shifted output data (BIT).
- U2 is another instance of the SISO module. It takes the input serial data (SER_IN), the original clock signal (CLK), and reset signal (RST), and produces the shifted output data (o_serial_out).
- U3 is an instance of the DOUBLE_BIT_serializer module, which represents a double bit serializer. It takes the input data bits (out2 and out1), the clock signal (CLK), and the reset signal (RST), and produces the serialized output bit (SER_IN).
- U4 is an instance of the convolutional_encoder module, which represents a convolutional encoder. It takes the input data bit (BIT), the divided clock signal (o_CLK), the reset signal (RST), and produces two encoded output bits (out1 and out2).

Finally, it gives me sequence pattern that are sent to the receiver by transmitter to reduce error in the data after sent it to receiver by using convolutional encoding method.


➤ Generated reports

Before edit clock properties and put constrains







Total power dissipation




Maximum clock frequency



setup time -ve slack before editing clock frequency.



After edit clock properties and put constrains



Setup time and hold time after solving

