

# Faculty of Engineering and Technology Electrical and Computer Engineering Department

# COMPUTER STRUCTURE AND ORGANIZATION

# **Assignment 1**

Prepared by: Karim Taha number:1211155

**Instructor: Dr Jamal Seyam** 

**Assistant: Eng Borhan Adain** 

Section: 1

Date:5/14/2024

# **Table of Contents**

Question one	6
Micro_control	6
T (time sequence)	7
Register	8
Reg_8bit	8
reg_10bit	9
PC	9
IR	10
Memory	11
Decoder3x8	13
decoder2x4	13
Block Diagrams	14
T with combntional circuit	15
Test for the system	16
ХЗ	16
	16
	16
X4	17
microcomputer	19
Question two	
arithmetic circuit	21
Logic circuit	22
ALU	23
state controller	24
Hardware state	25
ALU with state controller	26
ROM8X14	27
CAR	
Hardwar control with ALU	29
Blocks digrams	30

COMMON use circuit31
----------------------

# Table of figures

Figure 1:micro control code	6
Figure 2:microcountrol waveform	6
Figure 3:T wave form	7
Figure 4:one-bit register	8
Figure 5:one bit regiesteg wave form	8
Figure 6: 8 bit register	8
Figure 7: 10-bit register	9
Figure 8:PC counter code	9
Figure 9:PC counter wave form	9
Figure 10:IR code	10
Figure 11:IR wave form	10
Figure 12:memory code part1	11
Figure 13:Memory code part 2	11
Figure 14:Read wave	12
Figure 15:write memory	12
Figure 16:decoder3x8 waveform	13
Figure 17:decoder3x8	13
Figure 18:deocder2x4 code	13
Figure 19:decoder 2x4 waveform	13
Figure 20:combntional circuit block	14
Figure 21:memory block	14
Figure 22: T block	14
Figure 23:PC block	14
Figure 24:MAR block	14
Figure 25:IR block	14
Figure 26: R block	14
Figure 27:MBR block	14
Figure 28: A block	14
Figure 29:control unit with IR	15
Figure 30: control unit with IR wave form	15
Figure 31:X3 waveform	16
Figure 32:X3 test	16
Figure 33:X4 test	17
Figure 34:x4 wave	17
Figure 35:X8 tets	18
Figure 36:x8 wav	18
Figure 37: microcomputer block diagram	19
Figure 38:microcomputer block diagram waveform	20
Figure 39:arithmetiv circuit cod	
Figure 40:arithmetic circuit waveform	21
Figure 41; arithmetic circuit Truth table	21
Figure 42:Logic circuit cod	22
Figure 43: logic circuit waveform	22

Figure 44:logic circuit Truth table	22
Figure 45:ALU code	23
Figure 46:ALU wave form	23
Figure 47:state control waveform	24
Figure 48:state_controller	24
Figure 49: Moore machine code	24
Figure 50:hardware state	25
Figure 51 state with output	25
Figure 52hardware state wave	25
Figure 53:ALU with state control block	26
Figure 54 alu with state wave form	26
Figure 55:ROM8X14 code	27
Figure 56:ROM8X14 waveform	27
Figure 57:CAR code	28
Figure 58:hardwire control implmen	28
Figure 60:hardware control with alu	29
Figure 59:Question2 output	29
Figure 61:E	30
Figure 62:ALU	30
Figure 63:control unit	30
Figure 64:A&B	31
Figure 65:Mux2x1	31
Figure 66MUX2X1 block	31
Figure 67:Decode 2X4 block	31
Figure 68:decoder 2x4	32
Figure 69:MUX4x1	32
Figure 70:Dflipflop	32
Figure 71:Decoder3x8 BLOCK	32
Figure 72:Decoder 3X8	33
Figure 73:Tflipflop	33

# **Question one**

# Micro\_control

```
module micro_control(output x8,x7,x6,x5,x4,x3,x2,x1 , input [3:0]q,input [7:0] t);

wire [8:0]a;
    and g1(a[0],q[2],t[3]);
    and g2(a[1],q[3],t[3]);
    or ol(x1,t[0],a[0],a[1]);//x1=t0+q2.t3+q3t3
    and g3(x2,q[3],t[5]);//x2=q3.t5

and g4(a[3],q[2],t[4]);
    or xo2(x3,t[1],a[3],a[4]);//x3=t1+q2.t4+q3t4

and xa4(a[5],q[3],t[6]);
    or xo4(x4,x3,a[5]); // x4 =x3+q3.t6

and xa5(a[6],q[2],t[5]),
    xa51(a[7],q[3],t[7]);
    or xo5(x5,a[6],a[7]); //x5 =q2.t5+q3.t7

and xa6(x6,q[1],t[3]);//x6=q1.t3

or xo7(x7,x5,x6)://x7=x5+x6

buf (x8,t[2]);//x8=t2
endmodule
```

Figure 1:micro control code




Figure 2:microcountrol waveform

# T (time sequence)

```
module T_reg(output [2:0] Q ,input count,clk,reset);
//T_reg id 3-bit counter that count when count = 1 and remian the same if count = 0 , Reset when reset = 1;
wire q01;
and A0(q01,Q[0],Q[1]);
T_FF t0(Q[0],count,clk,reset),
t1(Q[1],Q[0],clk,reset),
t2(Q[2],q01,clk,reset);
endmodule
```




Figure 3:T wave form

The counter will count from (000-111) and reset when reset =1 the and the counter work at the positive edge of the clock T(output of counter) will enter the 3x8 decoder 3-bit input When T=000 the decoder will make t0 active

## Register

```
module one_bit_reg(output Q , input data, select, clk, reset );

wire muxout;
mux2x1(muxout, Q, data, select);
D_FF(Q, muxout, clk, reset);
endmodule
```

Figure 4:one-bit register

To create the register, a mux 2x1 and a D flip-flop were used. The output Q from the D flip-flop and the load data were fed into the mux 2x1. The output of the mux was then connected to the input of the D flip-flop. In this manner, a one-bit register was constructed. To create a 10-bit register or an 8-bit register, 10 or 8 such circuits from this model would be needed.




Figure 5:one bit regiesteg wave form

# Reg\_8bit

```
1
     module reg 8 bit (output [7:0] Q ,input [7:0] data ,input select,clk,reset) ;
 2
 3
 4
     one bit reg r0(Q[0],data[0],select,clk,reset),
 5
                  r1(Q[1], data[1], select, clk, reset),
 6
                   r2(Q[2], data[2], select, clk, reset),
 7
                  r3(Q[3], data[3], select, clk, reset),
 8
                   r4(Q[4],data[4],select,clk,reset),
 9
                   r5(Q[5], data[5], select, clk, reset),
10
                   r6(Q[6],data[6],select,clk,reset),
11
                  r7(Q[7], data[7], select, clk, reset);
12
13
14
15
     endmodule
```

Figure 6: 8 bit register

## reg\_10bit

```
module reg_10_bit (output [9:0] Q ,input [9:0] data ,input select,clk,reset) ;
2
3
4
5
6
7
8
      one bit reg r0(Q[0],data[0],select,clk,reset),
                    r1(Q[1], data[1], select, clk, reset),
10
11
                    r2(Q[2], data[2], select, clk, reset),
                    r3(Q[3], data[3], select, clk, reset),
12
                     r4(Q[4], data[4], select, clk, reset),
13
                     r5(Q[5],data[5],select,clk,reset),
14
15
                     r6(Q[6],data[6],select,clk,reset),
                    r7(Q[7], data[7], select, clk, reset), r8(Q[8], data[8], select, clk, reset),
16
                    r9(Q[9], data[9], select, clk, reset);
18
19
20
      endmodule
```

Figure 7: 10-bit register

#### PC

```
1
     module PC (output reg [7:0] address, input count, reset);
 2
 3
 4
     always @(posedge count or posedge reset)
 5
         begin
 6
            if (reset)
 7
               address <= 4'h00; // Reset to 0x00
 8
            else if (count)
 9
               if (address < 8 )
10
                   address <= address + 1'b1; // Increment on count</pre>
11
               else
12
                   address \leftarrow 0;
13
         end
14
15
16
     endmodule
```

Figure 8:PC counter code




Figure 9:PC counter wave form

Pc counter will contain the address for next instruction to be fetched and decoded

#### IR

```
module reg_10_bit (output [1:0]opcode ,output [7:0] Q ,input [9:0] data ,input select,clk,reset) ;
1
 2
 3
     one_bit_reg r0(Q[0],data[0],select,clk,reset),
 4
                  r1(Q[1], data[1], select, clk, reset),
 5
                  r2(Q[2],data[2],select,clk,reset),
 6
                  r3(Q[3], data[3], select, clk, reset),
                  r4(Q[4],data[4],select,clk,reset),
 7
 8
                  r5(Q[5], data[5], select, clk, reset),
 9
                  r6(Q[6], data[6], select, clk, reset),
10
                  r7(Q[7], data[7], select, clk, reset),
                  r8(opcode[0], data[8], select, clk, reset),
11
12
                  r9(opcode[1],data[9],select,clk,reset);
13
14
     endmodule
15
```

Figure 10:IR code




Figure 11:IR wave form

The IR will divide the instruction to opcode that will go to the combinational circuit and the rest of the instruction will go to the MAR

#### **Memory**

```
module RW_Memory16X14_final (output reg [9:0]data_out,input [9:0] data_in , input [2:0] address , input read,write,clk);
        reg [9:0] Mem [15:0];
      ⊟generate
               integer i;
               initial begin
for (i = 0; i < 5; i = i + 1) begin
  6
      case (i)
                                  0: Mem[i] = 10'b1100001011;
                                  1: Mem[i] = 10'b1000001011;
2: Mem[i] = 10'b0110011111;
10
11
12
                                   2: Mem[i]
                                                    = 10'b1110011111;
                                  2. Mem[i] = 10 b11001111;

4: Mem[i] = 10 b100010001;

4: Mem[i] = 10 b1000001101; // LDI 10 , Mem[13] - > MBR -> A = 0x6E

5: Mem[i] = 10 b1100001110; // LDA 11 , Mem[Mem[14]] -> MBR -> A = 0x88

6: Mem[i] = 10 b0100001011;
13
14
15
16
17
18
19
20
                                  7: Mem[i] = 10'b0100001010;
8: Mem[i] = 10'b0100001010;
9: Mem[i] = 10'b0100001010;
                                   10:Mem[i]
                                                    = 10'b0100001011;
21
22
23
                                                   = 10'b0000001100;
= 10'b0001110111;
                                   11:Mem[i]
                                  12:Mem[i] = 10'b0001110111;
13:Mem[i] = 10'b0001101110;
                                  14:Mem[i] = 10'b0000001111;
15:Mem[i] = 10'b001001000;
24
25
26
```

Figure 12:memory code part1

```
22
                       12:Mem[i] = 10'b0001110111;
                       13:Mem[i] = 10'b0001101110;
14:Mem[i] = 10'b0000001111;
23
24
                       15:Mem[i] = 10'b0010001000;
25
26
27
                       // Add more initializations for other memory locations if needed
                       default: Mem[i] = 10'b0000000000; // Default initialization to 0
28
29
                   endcase
30
              end
31
          end
    Lendgenerate
32
    ⊟always @(posedge clk)begin
33
34
     if (write)
35
     Mem[address]<= data_in;</pre>
36
     else if (read)
     data_out <=Mem[address];
37
     end
38
39
     endmodule
40
```

Figure 13:Memory code part 2




Figure 14:Read wave

At address 011 that means when Memory [3] the data will be 0100010001 so the memory reads the data from the memory with address 3 and the address will be getin from the mar




Figure 15:write memory

At address 001, the initial data in memory was 100001011. The new data to be written (data in) is 1101001110. After performing the write operation at address 001, the data at this address will be 1101001110. A read operation at the same address will now show this new data. The difference

between the initial and the new data can be deduced by comparing figures 14 and 15 for the same address."

#### Decoder3x8

```
module decoder3x8(input[2:0] in,output reg[7:0] out);
2
3
     initial out = 8'b000000000;
4
     always @(in)
   ⊟begin
5
6
   □ case (in)
       3'b000: out=8'b00000001;
       3'b001: out=8'b00000010;
8
       3'b010: out=8'b00000100;
9
10
       3'b011: out=8'b00001000;
11
       3'b100: out=8'b00010000;
12
       3'b101: out=8'b00100000;
       3'b110: out=8'b01000000;
13
14
       3'b111: out=8'b10000000;
15
     endcase
16
17
     end
18
     endmodule
19
```

Figure 17:decoder3x8




Figure 16:decoder3x8 waveform

#### decoder2x4

```
module decoder2x4(input[1:0] in,output reg[3:0] out);
 1
3
      initial out = 4'b0000;
     always @(in )
    ⊟begin
 6
        case (in)
       2'b00: out=4'b0001;
2'b01: out=4'b0010;
8
 9
        2'b10: out=4'b0100;
10
       2'b11: out=4'b1000;
11
12
      endcase
13
     end
14
     endmodule
```

Figure 18:deocder2x4 code




Figure 19:decoder 2x4 waveform

# **Block Diagrams**




Figure 20:combntional circuit block

Figure 22: T block

Figure 21:memory block




Figure 23:PC block




Figure 25:IR block




Figure 24:MAR block




Figure 27:MBR block




Figure 26: R block




Figure 28: A block

#### T with combntional circuit




Figure 29:control unit with IR




Figure 30: control unit with IR wave form

[I] is the instruction it is a 10-bit instruction when the instruction enters the IR the IR will divide it to the opcode and address the opcode will go 2x4 decoder to determine the operation of the combinational circuit while the address will go to the MAR

If opcode equals 11 (LDA) the T will work for 7 state sequence(t0-t7)

, if opcode equals 10 (LDI) the T will work five state sequence (t0-t5)

# Test for the system

#### Х3




Figure 32:X3 test




Figure 31:X3 waveform




Figure 33:X4 test



Figure 34:x4 wave

When x4 is one the data in the memory will be transfer from memory to the mbr for example at address 4 the data will be 1000001101 and that what the mbr takes and x4 will be on when the address is 4




Figure 35:X8 tets




Figure 36:x8 wav

# microcomputer




Figure 37: microcomputer block diagram




Figure 38:microcomputer block diagram waveform

When the opcode be (00) there is no sequnce to do when it is (01) transfer the data from R to A  $\,$ 

When it is (10) transfer the data in the MBR to A when it is (11) transfer the data from memory to A

01: after T finishes 3 clocks the instruction will be in R( 0110111100) but A will take the firs 8 bit from R because in 10opreation it required the operand so A should be 8 bit register but I made it 10 bit register and it will take but the last two bit 00 so A (0010111100)

10: after T finishes 5 clocks the instruction will be 11000011100 the operand of this instruction 0111100 so A 000111100

11 after T finish 7 clock the instction will be 0000001100 will be in A

## **Question two**

#### arithmetic circuit

```
module arthimtic circuit (output [7:0]D,output cout , input [7:0]A,B ,input cin, input [1:0]S);
 2
      wire c1,c2,c3,c\overline{4},c5,c6,c7;
3
      wire y0,y1,y2,y3 ,y4,y5,y6,y7;
     mux4x1 mx0(y0,B[0],~B[0],1'b0,1'b1,S[0],S[1]),
5
             mx1(y1,B[1],~B[1],1'b0,1'b1,S[0],S[1]),
             mx2(y2,B[2],~B[2],1'b0,1'b1,S[0],S[1]),
mx3(y3,B[3],~B[3],1'b0,1'b1,S[0],S[1]),
8
             mx4(y4,B[4],\sim B[4],1'b0,1'b1,S[0],S[1]),
9
             mx5(y5,B[5], \sim B[5], 1'b0, 1'b1, S[0], S[1]),
10
             mx6(y6,B[6], \sim B[6], 1'b0, 1'b1, S[0], S[1]),
11
12
             mx7(y7,B[7],~B[7],1'b0,1'b1,S[0],S[1]);
13
14
      full_adder FA0(D[0],c1,A[0],y0,cin),
                  FA1(D[1],c2,A[1],y1,c1),
15
16
                  FA2(D[2],c3,A[2],y2,c2),
17
                  FA3(D[3], c4, A[3], y3, c3),
18
                  FA4(D[4], c5, A[4], y4, c4),
19
                  FA5(D[5],c6,A[5],y5,c5),
20
                  FA6(D[6], c7, A[6], y6, c6),
21
                  FA7(D[7],cout,A[7],y7,c7);
22
23
      endmodule
```

Figure 39:arithmetiv circuit cod

	Name	Value at 0 ps	0 ps 0 ps	20.0 ns	40.0 n	S	60.0 ns		80.0 ns	10	0.0 ns	120 <sub>.</sub> 0 ns	140,0 ns	s 160.
eut	> D	B 00001000	0000100	0000	1101	00001110	$\supset$	00000101	$\supset$	00001000	00001111	0000001	1	11110100
out	cout	B 0							┐					
i.	> A	B 00000111	0000011	1 0000	1100	00001110	=	00000101	$\supset$ X $\subseteq$	00000110	00000101	0000111	D	00000000
is.	> B	B 00000101	0000010	1 0000	0000	00001000		00001111		00000001	00001001	0000101	1	00001100
i	> S	B 10		10	X		11		$\supset \!\!\! \subset$		00	X	01	
in											<del> </del>			

Figure 40: arithmetic circuit waveform

Select			Input	Outnut	
$\overline{S_1}$	So	$C_{\rm in}$	Y	Output $D = A + Y + C_{in}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	$\overline{\overline{B}}$ $\overline{\overline{B}}$	$D = A + \overline{B}$	Subtract with borrow
. 0	1	1	$\overline{B}$	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Figure 41; arithmetic circuit Truth table

# Logic circuit

```
module logic_circuit (output [7:0]E , input[7:0]A,B ,input [1:0]S);
  1
  2
  3
          wire [7:0] and op,or op,xor op,not op ;
          // 00 -> A and B , 0\overline{1} -> A or B , \overline{10} -> A xor B , 11 -> not A
  4
  5
          assign and op = A & B;
  6
          assign or op = A \mid B;
  7
          assign xor op = A ^B;
  8
          assign not op = ~A;
  9
10
          \verb|mux4x1 mx0| (E[0], \verb|and_op[0]|, or_op[0]|, \verb|xor_op[0]|, \verb|not_op[0]|, S[0]|, S[1]|),
                       mx1(E[1],and_op[1],or_op[1],xor_op[1],not_op[1],S[0],S[1]),

mx2(E[2],and_op[2],or_op[2],xor_op[2],not_op[2],S[0],S[1]),

mx3(E[3],and_op[3],or_op[3],xor_op[3],not_op[3],S[0],S[1]),
11
12
13
                      mx3(E[3], and_op[3], or_op[3], xor_op[3], not_op[3], 5[0], S[1]), mx4(E[4], and_op[4], or_op[4], xor_op[4], not_op[4], S[0], S[1]), mx5(E[5], and_op[5], or_op[5], xor_op[5], not_op[5], S[0], S[1]), mx6(E[6], and_op[6], or_op[6], xor_op[6], not_op[6], S[0], S[1]), mx7(E[7], and_op[7], or_op[7], xor_op[7], not_op[7], S[0], S[1]);
14
15
16
17
18
19
20
          endmodule
```

Figure 42:Logic circuit cod

	Name	Value at 0 ps	0 ps 20.0 ns ps	40.0 ns	60.0 ns	80.0 ns	100.0 ns	120.0 ns	140.0 ns	160,0 ns	180.0 ns	200
eut	> E	B 01100000	01100000 1010000	0101101	1 1011111	1 111000	11 101101	11 00110	101 00001	111 11011	010 00000	0010
i.	> A	B 01110000	01110000 111000	0101101	1 1001011	1 000101	010110	11 11001	010 11110	000 11111	010 10011	1010
i.	> B	B 11100101	11100101 101110	0100000	1 0011100	0 111101	10 1110110	00010	111 01110	100 11011	010 01000	0010
i <u>b</u>	> S	B 00	00		01		10		11		00	
				Figu	ıre 43:logic	c circuit w	aveform					

Select			Input	Output				
$S_1$	So	$C_{\rm in}$	Y	Output $D = A + Y + C_{in}$	Microoperation			
0	0	0	В	D = A + B	Add			
0	0	1	В	D = A + B + 1	Add with carry			
0	1	0	$\frac{\overline{B}}{\overline{B}}$	$D = A + \overline{B}$	Subtract with borrow			
0	1	1	$\overline{B}$	$D = A + \overline{B} + 1$	Subtract			
1	0	0	0	D = A	Transfer A			
1	0	1	0	D = A + 1	Increment A			
1	1	0	1	D = A - 1	Decrement A			
1	1	1	1	D = A	Transfer A			

Figure 44:logic circuit Truth table

## **ALU**

```
1
     module ALU (output [7:0] F ,output cout , input [7:0] A,B, input cin , S2,S1,s0);
2
3
     wire [7:0] logic ,arthimtic ;
4
5
     arthimtic circuit(arthimtic,cout,A,B,cin,{S1,S0});
6
7
     logic circuit(logic, A, B, {S1, S0});
8
     mux2x1 8 bit main mx(F,arthimtic,logic,S2);
9
10
     endmodule
```

Figure 45:ALU code




Figure 46:ALU wave

#### state controller

```
module state_controller(output [7:0]y,input S,E,qa,qs,clk,resest) ;
     reg [7:0] state;
parameter T0=8'b00000001,
                T1=8'b00000010,
                T2=8'b00000100,
                T3=8'b00001000,
 6
7
8
                T4=8'b00010000,
                T5=8'b00100000,
                T6=8'b01000000,
10
                T7=8'b10000000;
11
      always@(posedge clk )
12
13
    ⊟begin
            if (resest==1) state <= T0;
14
15
            else case(state)
16
17
               T0:
                      if(qs==1) state <= T1 ;else if (qa==1) state<= T2 ; else state <= T0 ; // if qs ==1 state will become T1 else remain the same
                      state <= T2 ;
               T1:
18
                      if(S==1) state <= T4 ; else state <= T3 ;</pre>
19
20
               Т3:
                      state <= T0 ;
                      state<= T5 ;
               T4:
                      if (E==0) state<= T6 ; else state <= T0 ;</pre>
21
               T5:
22
                      state <= T7 ;
23
24
               т7:
                      state <= T0;
               endcase
    Lend
25
26
     assign y = state ;
```

Figure 48:state\_controller




Figure 47:state control waveform




Figure 49: Moore machine code

# **Hardware state**




Figure 50:hardware state




Figure 51 state with output




Figure 52hardware state wave

## **ALU** with state controller




Figure 53:ALU with state control block




Figure 54 alu with state wave form

#### **ROM8X14**

```
module ROM8x14t(output reg X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX s1,MUX s0,input [2:0] data in );
         always @(data in)
 4
      ⊟case(data in)
          3'b000: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b100000000000001;
3'b001: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b00000010001001;
3'b010: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b00000000010010;
 8
          3'b011: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_S1,MUX_S0} = 14'b00010100000001;
          3'b100: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_S1,MUX_S0} = 14'b00101100010101;
10
          3'b101: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b10000000100011;
3'b110: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b01110100011101;
3'b111: {X,S2,S1,S0,Cin,L,Y,Z,W,A2,A1,A0,MUX_s1,MUX_s0} = 14'b00001101000000;
11
12
13
14
15
          endcase
16
17 endmodule
```

Figure 55:ROM8X14 code




Figure 56:ROM8X14 waveform

## **CAR**

```
module CARt(output reg [2:0] adres, input d1, d2, d3, load, increment);
 2
     always @(*)
 3 ⊟begin
    if (load)
 5 ⊟begin
     adres[0]=d1;
     adres[1]=d2;
     adres[2]=d3;
 8
 9
     end
10
     else
11
    ⊟begin
12
     adres[0]=d1+1'b0;
     adres[1]=d2+1'b1;
13
     adres[2]=d3+1'b1;
14
15
    end
end
16
17
     endmodule
18
```

Figure 57:CAR code

#### Hardware countrol




Figure 58:hardwire control implmen

# **Hardwar control with ALU**




Figure 60:hardware control with alu






Figure 59: Question 2 output

# **Blocks digrams**








Figure 61:E




Figure 64:A&B

#### **COMMON** use circuit

Figure 65:Mux2x1

```
module decoder2x4(input[1:0] in,output reg[3:0] out);

initial out = 4'b0000;
always @(in)

begin

case (in)

case (in)

'b00: out=4'b0001;
cyb01: out=4'b0010;
cyb01: out=4'b0100;
c
```





Figure 66MUX2X1 block



#### Figure 68:decoder 2x4

```
1  module mux4x1(output y ,input IO,I1,I2,I3, input SO,S1);
2
3  wire y0,y1,y2,y3 ;
4  and a0(y0,I0,~S0,~S1),
5   a1(y1,I1,S0,~S1),
6   a2(y2,I2,~S0,S1),
7   a3(y3,I3,S0,S1);
8  or o1(y,y0,y1,y2,y3);
9
10
11
12
13  endmodule
```

Figure 69:MUX4x1

```
Smodule D_FF (output reg Q , input D,clk,reset ) ;
 3
     always @(posedge clk )
 4
    ⊟begin
 5
     if(reset == 1)
        Q <= 1'b0 ;
     else
 8
        Q <= D;
 9
10
     end
11
12
13
14
     endmodule
```

Figure 70:Dflipflop

```
module decoder3x8strcture (output [7:0]t_out,input[2:0] tin );
wire n1,n2,n3;
not a(n1,tin[0]);
to b(n2,tin[1]);
not b(n2,tin[1]);

and (t_out[0], n1, n2, n3); // 000
and (t_out[1], tin[0], n2, n3); // 001
and (t_out[2], n1, tin[1], n3); // 011
and (t_out[3], tin[0], tin[1], n3); // 011
and (t_out[4], n1, n2, tin[2]); // 100
and (t_out[5], tin[0], n2, tin[2]); // 101
and (t_out[6], n1, tin[1], tin[2]); // 110
and (t_out[7], tin[0], tin[1], tin[2]); // 111
endmodule
endmodule
```




Figure 71:Decoder3x8 BLOCK

Figure 72:Decoder 3X8

Figure 73:Tflipflop