COD_Lab4 多周期 CPU 设计

一、实验目的

- 理解计算机硬件的基本组成、结构和工作原理
- 掌握数字系统的设计和调试方法
- 熟练掌握数据通路和控制器的设计和描述方法

二、实验内容

1. 多周期 CPU 设计主要思路

(1) 指令

1. 设计实现多周期 CPU , 可执行如下六条指令:

• add: rd <- rs + rt; op = 000000, funct = 100000

R类型:

31-26	25-21	20-16	15-11	10-6	5-0
ор	rs	rt	rd	shamt	func
6位	5位	5位	5位	5位	6位

• **addi**: rt <- rs + imm; op = 001000

lw: rt <- M(rs + addr); op = 100011

sw: M(rs + addr) <- rt; op = 101011

beq: if (rs = rt) then pc <- pc + 4 + addr << 2

else pc <- pc + 4; op = 000100

I类型:

31-26	25-21	20-16	15-0
ор	rs	rt	immediate/addr
6位	5位	5位	16位

• j: pc <- (pc+4)[31:28] | (add<<2)[27:0]; op = 000010

J类型:

31-26	25-0
ор	address
6位	26位

- 2. 分析指令功能,设计数据通路和控制器。
- 3. 指令和数据存储共用一个 RAM 存储器,采用 IP 例化实现,容量为 512x32 位分布式存储器。

(2) ALU 编码表及其功能表:

ALUOP	funct (6bits) /funct_imm(3bits)	ALUControl	ind
10	100000	000	add
10	-	001	sub
10	-	010	and
10	-	011	or
10	-	100	xor
00	-	000	lw,sw
01	-	001	beq
11	-	000	addi

ALU 模块功能表


m	у
000	a + b
001	a - b
010	a & b
011	a b
100	a ^ b
其他	х

ALU 控制单元

```
1 | module ALUcontrol(
2
       input [5:0]funct,
3
       input [1:0]ALUOp,
4
       output reg [2:0]ALUm
5
       );
7
   always@(*)
8
   begin
9
       case(ALUOp)
10
           2'b10: // R-type
            begin
11
```

```
if(funct == 6'b100000) ALUm = 3'b000; // add
12
13
                else ALUm = 0;
14
            end
            2'b00:begin ALUm = 3'b000; end // I-type lw/sw
15
16
            2'b01:begin ALUm = 3'b001; end // I-type beq
17
            2'b11:begin ALUm = 3'b000; end // I-type addi
18
            default: ALUm = 0;
19
        endcase
20
   end
21
    endmodule
```

(3) 数据通路:



(4) 控制信号含义:

PCWriteCond: 分支信号 (== Branch)

PCWrite: PC 写入信号

lorD: 选择输入 MemData 的地址 (0 - 指令地址; 1 - 数据地址)

MemRead: MemData 读使能信号 (可有可无)

MemWrite: MemData 写使能信号

MemtoReg: 选择写入RegFile 的数据来源 (0 - ALUOut;1 - MDR)

IRWrite: Instruction register 的写使能信号,控制当前指令的更新

PCSource: PC 更新选择信号

ALUOp: ALU 操作信号,和 funct 一起控制 ALUcontrol

ALUSrcA: ALU 的 a 端口写入数据来源

ALUSrcB: ALU的b端口写入数据来源

RegWrite: RegFile 寄存器堆写入使能信号

RegDst: 寄存器堆写入的寄存器编号选择

数据通路链接 -- CPU 顶层模块

```
1
    module m_cpu(
 2
        input clk,
 3
        input rst
        );
 4
 5
        wire PCWriteCond,
    PCWrite, lorD, MemRead, MemWrite, MemtoReg, IRWrite, ALUSrcA, RegWrite, RegDst;
 6
        wire PCwe, zero;
 7
        wire [1:0]ALUOp,PCSource,ALUSrcB;
 8
        wire [31:0]
    pcin,pcout,MemD,extend,Jump_addr,ALU_out,ALU_result,Rd1,Rd2,RA,RB,mdr,sw_da
 9
        wire [31:0] m0_out,m2_out,m3_out,m4_out,m5_out,ex_s1;
10
        wire [4:0] m1_out,ins_20_16,ins_25_21;
        wire [5:0] ins_31_26;
11
12
        wire [15:0] ins_15_0;
13
        wire [27:0] shift_out;
14
        wire [25:0] ins_25_0;
15
        wire [2:0] ALUm;
        wire [10:0] sw_addr;
16
17
18
        assign Jump_addr = pcout[31:28]|shift_out[27:0];
19
        assign PCwe = PCWrite | (zero & PCWriteCond);
20
        assign ex_s1 = extend << 2;</pre>
        assign ins_25_0 = {ins_25_21,ins_20_16,ins_15_0};
21
        assign sw_addr = 11'b00000001000;
22
23
        dist_mem_gen_0 mem_data
    (.a(m0\_out[10:2]),.d(RB),.clk(clk),.dpra(sw\_addr[10:2]),.we(MemWrite),.spo(
    MemD),.dpo(sw_data));
24
        Ins_Reg insreg
    (.clk(clk),.rst(rst),.IRWrite(IRWrite),.instruct(MemD),.ins_15_0(ins_15_0),
    .ins_20_16(ins_20_16),.ins_25_21(ins_25_21),.ins_31_26(ins_31_26));
25
        Reg_file regfile
    (.clk(clk),.ra0(ins_25_21),.rd0(Rd1),.ra1(ins_20_16),.rd1(Rd2),.we(RegWrite
    ),.wa(m1_out),.wd(m2_out));
26
        Register MemDR (.clk(clk),.rst(rst),.data(MemD),.exout(mdr));
27
        Register RegA (.clk(clk),.rst(rst),.data(Rd1),.exout(RA));
28
        Register RegB (.clk(clk),.rst(rst),.data(Rd2),.exout(RB));
29
        Register ALUOut
    (.clk(clk),.rst(rst),.data(ALU_result),.exout(ALU_out));
30
31
        PC pc (.clk(clk),.rst(rst),.PCen(PCwe),.pcin(pcin),.ExtOut(pcout));
32
        \label{eq:mux2to1_d32 m0 (.a(pcout),.b(ALU_out),.sel(lorD),.out(m0_out));} \\
33
        mux2to1_d5 m1
    (.a(ins_20_16),.b(ins_15_0[15:11]),.sel(RegDst),.out(m1_out));
35
        mux2to1_d32 m2 (.a(ALU_out),.b(mdr),.sel(MemtoReg),.out(m2_out));
        mux2to1_d32 m3 (.a(pcout),.b(RA),.sel(ALUSrcA),.out(m3_out));
36
37
        mux4to1_d32 m4
    (.a(RB),.b(4),.c(extend),.d(ex_s1),.sel(ALUSrcB),.out(m4_out));
        mux3to1_d32 m5
    (.a(ALU_result),.b(ALU_out),.c(Jump_addr),.sel(PCSource),.out(pcin));
39
40
        sign_extend SE (.imm(ins_15_0),.ExtOut(extend));
41
        shift_left_d25 SL (.addr(ins_25_0),.new_addr(shift_out));
42
43
        ALU alu (.a(m3_out),.b(m4_out),.y(ALU_result),.m(ALUm),.zf(zero));
44
        ALUcontrol alu_con (.funct(ins_15_0[5:0]),.ALUOp(ALUOp),.ALUm(ALUm));
45
```

```
ControlUnit CU

(.Op(ins_31_26),.clk(clk),.rst(rst),.ALUOp(ALUOp),.PCSource(PCSource),.ALUS

rCB(ALUSrCB),.PCWriteCond(PCWriteCond),.PCWrite(PCWrite),.lorD(lorD),.MemRe

ad(MemRead),.MemWrite(MemWrite),.MemtoReg(MemtoReg),.IRWrite(IRWrite),.ALUS


rCA(ALUSrCA),.RegWrite(RegWrite),.RegDst(RegDst));

47

48

49 endmodule
```


(5) 多周期操作:



Step	R-Type	lw/sw	beq/bne	j
IF	IR = Mem[PC] PC = PC + 4			
ID	A = Reg[IR[25-21]] B = Reg[IR[20-16]] ALUOut = PC + (SE(IR[15-0]) << 2)			
EX	ALUOut = A op B	ALUOut = A +SE(IR[15-0])	If (A==B) then PC = ALUOut	PC = PC[31-28] (IR[25-0]<<2
MEM	Reg[IR[15-11]] = ALUOut	MDR=Mem[ALUOut Mem[ALUOut] = B]	
WB		Reg[IR[20-16]] = MD	R	

(6) 状态图:

根据多周期对应操作的控制信号实现



控制单元 ControlUnit

```
module ControlUnit(
1
 2
        input [5:0]Op,
 3
        input clk,
 4
        input rst,
 5
        output reg PCWriteCond,
        output reg PCWrite,
 6
        output reg lorD,
 8
        output reg MemRead,
9
        output reg MemWrite,
10
        output reg MemtoReg,
11
        output reg IRWrite,
12
        output reg [1:0] PCSource,
13
        output reg [1:0]ALUOp,
14
        output reg ALUSrcA,
15
        output reg [1:0]ALUSrcB,
16
        output reg RegWrite,
17
        output reg RegDst
18
        );
19
        parameter BEGIN = 3'b000,
20
                    IF = 3'b001,
                    ID = 3'b010,
21
22
                    EX = 3'b011,
23
                    MEM = 3'b100,
24
                    WB = 3'b101;
25
26
        parameter op_add = 6'b000000,
27
                   op_addi = 6'b001000,
28
                   op_1w = 6'b100011,
29
                   op_sw = 6'b101011,
```

```
30
                   op\_beq = 6'b000100,
31
                   op_j = 6'b000010;
32
         parameter aluop_R = 2'b10,
33
34
                   aluop_lw = 2'b00,
35
                   aluop_sw = 2'b00,
36
                   aluop_addi = 2'b11,
37
                   aluop\_beq = 2'b01;
38
39
         reg [2:0] curr_state,next_state;
40
41
         always@(posedge clk or posedge rst)
42
         begin
43
             if(rst) curr_state <= BEGIN;</pre>
44
             else curr_state <= next_state;</pre>
45
         end
46
47
         always@(*)
        begin
48
49
             case(curr_state)
50
                 BEGIN:begin next_state = IF; end
51
                 IF:begin next_state = ID; end
52
                 ID:begin next_state = EX; end
53
                 EX:
54
                 begin
                     if(Op == op_add || Op == op_addi) next_state = WB;
55
56
                      else if (Op == op_j \mid \mid Op == op_beq) next_state = IF;
57
                      else next_state = MEM;
58
                 end
59
                 MEM:
60
                 begin
61
                      if(Op == op_sw) next_state = IF;
62
                      else next_state = WB;
63
                 end
64
                 WB:begin next_state = IF; end
65
                 default next_state = BEGIN;
66
             endcase
67
         end
68
69
         always@(*)
70
         begin
71
             PCWrite = 0;
72
             PCWriteCond = 0;
73
             IRWrite = 0;
74
             RegWrite = 0;
75
             MemRead = 0;
76
             MemWrite = 0;
77
             MemtoReg = 0;
78
             ALUSrcA = 0;
79
             ALUSTCB = 2'b01;
             ALUOp = 2'b00;
80
81
             lorD = 0;
             PCSource = 2'b00;
82
83
             RegDst = 0;
84
85
             case(curr_state)
86
                 BEGIN:;
87
                 IF:
```

```
88
                  begin
 89
                      PCWrite = 1;
 90
                      IRWrite = 1;
 91
                  end
 92
                  ID:
 93
                  begin
 94
                     ALUSTCB = 2'b11;
 95
                  end
 96
                  EX:
 97
                  begin
 98
                      case(Op)
 99
                          op_add:
                          begin
100
101
                              ALUSrcA = 1;
102
                              ALUSTCB = 2'b00;
103
                              ALUOp = aluop_R;
104
                          end
105
                          op_j:
106
                          begin
107
                              PCSource = 2'b10;
108
                              PCWrite = 1;
109
                          end
110
                          op_beq:
111
                          begin
112
                              ALUSrcA = 1;
113
                              ALUSrcB = 2'b00;
114
                              ALUOp = aluop_beq;
115
                              PCSource = 1;
116
                              PCWriteCond = 1;
117
                              PCWrite = 0;
118
                          end
119
                          op_addi:
120
                          begin
121
                              ALUSrcA = 1;
122
                              ALUSTCB = 2'b10;
123
                              ALUOp = aluop_addi;
124
                          end
125
                          op_lw,op_sw:
126
                          begin
127
                              ALUSrcA = 1;
128
                              ALUSrcB = 2'b10;
129
                              ALUOp = aluop_lw;
130
131
                          default:begin ALUOp = 00; end
132
                      endcase
133
                  end
134
                  MEM:
135
                  begin
136
                      case(Op)
137
                          op_lw:
138
                          begin
139
                              MemRead = 1;
140
                              lorD = 1;
141
                          end
142
                          op_sw:
143
                          begin
144
                              MemWrite = 1;
145
                              lorD = 1;
```


```
146
                          end
147
                          default:begin MemRead = 0; MemWrite = 0; end
148
                      endcase
149
                  end
150
                  WB:
151
                  begin
152
                      case(Op)
153
                          op_add,op_addi:
154
                          begin
155
                               MemtoReg = 0;
156
                               RegWrite = 1;
157
                               RegDst = (Op == op_add)?1:0;
158
                          end
159
                          op_lw:
160
                          begin
161
                               RegWrite = 1;
162
                               RegDst = 0;
163
                               MemtoReg = 1;
164
                          end
165
                          default:begin RegWrite = 0; end
166
                      endcase
167
                  end
168
                  default:begin MemRead = 0; MemWrite = 0; RegWrite = 0;end
169
              endcase
170
171
         end
     endmodule
172
```

2. 测试指令及其仿真结果


测试指令:

```
1 # 本文档存储器以字编址
 2 # 本文档存储器以字编址
 3
   # 本文档存储器以字编址
   # 初始PC = 0x00000000
 5
 6
       j_start # 0
 7
 8
    .data
 9
       .word 0,6,0,8,0x80000000,0x80000100,0x100,5,0,0,0 #编译成机器码时,编译器
    会在前面多加个0, 所以后面1w指令地址会多加4
10
11
   _start:
12
           addi $t0,$0,3
                                \#t0=3
                                       44
13
           addi $t1,$0,5
                                       48
                                \#t1=5
14
           addi $t2,$0,1
                                #t2=1
                                       52
15
           addi $t3,$0,0
                                #t3=0 56
16
17
           add $s0,$t1,$t0
                                #s0=t1+t0=8 测试add指令
                                                        60
           Tw $s1,12($0)
                                                         64
18
19
           beq $s1,$s0,_next1
                               #正确跳到_next
                                                        68
20
21
           j _fail
22
23
   _next1:
24
           Tw $t0, 16($0)
                         \#t0 = 0x80000000
                                                  76
```

```
25
         1w $t1, 20($0) #t1 = 0x80000100 80
26
                             \#s0 = 0x00000100 = 256 84
27
          add $s0,$t1,$t0
          lw $s1, 24($0)
                                                   88
28
          beq $s1,$s0,_next2
29
                             #正确跳到_success
                                                  92
30
31
          j _fail
32
   _next2:
33
          add $0, $0, $t2
34
                             #$0应该一直为0
                                                  100
                                                   104
35
          beq $0,$t3,_success
36
37
   _fail:
38
39
              $t3,8($0) #失败通过看存储器地址0x08里值,若为0则测试不通过,最初地址
   0x08里值为0 108
40
          j
              _fail
41
42
   _success:
                        #全部测试通过,存储器地址0x08里值为1 116
43
          SW
             $t2,8($0)
44
          j _success
45
                      #判断测试通过的条件是最后存储器地址0x08里值为1,说明全部通过测
46
   试
```



每个 curr_state = 1 时MemD 的输出数据,即为取指操作中取出的指令,addi 指令的写回状态 (5) 中 ALU_out 的值即为写回值。



全部测试通过,存储器地址 0x08 里值为1

三、实验总结

本次实验主要有以下收获:

- 1. 熟练掌握多周期 CPU 的数据通路和各个功能块的设计与实现,能够通过控制单元来实现一些简单的指令。
- 2. 能够熟练使用仿真波形调试代码。
- 3. 对 mips 指令执行的各个过程有了更加详细的了解和认识。
- 4. 提高了自己的逻辑思维能力和工程能力。