

ARM Instructions Worksheet #6

Conditional Branch

Signed versus Unsigned

Prerequisite Reading: Chapter 6

Revised: March 25, 2020

Objectives: To use the web-based simulator ("CPULator") to better understand ...

1. Single versus unsigned conditional branch instructions.

To do offline: Answer the questions that follow the listing below. (Numbers at far left are memory addresses.)

```
.syntax
                                  unified
                    .global
                                  _start
                                                       // *** EXECUTION STARTS HERE ***
                                  R0,=0xFFFFFFF
00000000
          start:
                    LDR
00000004
          loop:
                    LDR
                                  R1,=0x11111
                                                       // Turn on all flags
80000008
                    CMP
                                  R0,1
                                                       // Branch if R0 < 1 (unsigned)</pre>
000000C
          test1:
                    BLO
                                  test2
                                                       // Did not branch: Turn off LO flag
00000010
                    SUB
                                  R1,R1,0x10000
                                                       // Branch if R0 > 1 (unsigned)
00000014
         test2:
                    BHI
                                  test3
                                  R1,R1,0x01000
                                                       // Did not branch: Turn off HI flag
00000018
                    SUB
                                                       // Branch if R0 < +1 (signed)</pre>
0000001C
         test3:
                    BLT
                                  test4
00000020
                                                       // Did not branch: Turn off LT flag
                    SUB
                                  R1,R1,0x00100
00000024
          test4:
                    BGT
                                  test5
                                                       // Branch if R0 > +1 (signed)
                                                       // Did not branch: Turn off GT flag
00000028
                    SUB
                                  R1,R1,0x00010
                                                       // Branch if R0 == 1
0000002C
         test5:
                    BEQ
                                  next
00000030
                    SUB
                                  R1,R1,0x00001
                                                       // Did not branch: Turn off EQ flag
00000034
                    ADD
                                  R0,R0,1
                                                       // Increment R0
          next:
00000038
                    R
                                  loop
                                                       //
                                                             and repeat.
                    .end
```

Note: The least-significant four hex digits of register R1 will be used to indicate which conditions were satisfied according to the table shown at the right:

| R1 contents | LO | HI | LT | GT | EQ |
|-------------|-----------|----|----|-----------|-----------|
| 0x00010000 | $\sqrt{}$ | | | | |
| 0x00001000 | | √ | | | |
| 0x00000100 | | | √ | | |
| 0x00000010 | | | | $\sqrt{}$ | |
| 0x00000001 | | | | | $\sqrt{}$ |

What is in R0 the 1st time execution arrives at address 00000038₁₆?

LO

R0 (as signed decimal)

Which conditions does R1 indicate as true for R0 compared to 1?

EQ HI

R0 (as unsigned decimal)

4294967295

LT 🗸 EQ 🗌 GT

| What is in R0 the 2^{nd} time execution arrives at address 00000038_{16} ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) CO EQ HI | R0 (as signed decimal) 0 LT | | | | | |
|---|--|---|--|--|--|--|--|
| What is in R0 the 3^{rd} time execution arrives at address 00000038_{16} ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) 1 LO EQ HI | R0 (as signed decimal) 1 LT EQ GT | | | | | |
| What is in R0 the 4^{th} time execution arrives at address 00000038_{16} ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) 2 LO EQ HI | R0 (as signed decimal) 2 LT EQ GT | | | | | |
| Click here to open a browser for the ARM instruction simulator with pre-loaded code. In the "Disassembly" window, click in the grey area left of the ADD instruction. The red dot () is a breakpoint where the simulation will pause before executing this instruction. Notes: The BLO instruction in the "Editor" window will appear as an equivalent BCC instruction in the "Disassembly window. You can change the number format in the "Settings" window between hex, unsigned decimal and signed decimal as needed. | | | | | | | |
| What is in R0 the 1 st time execution arrives at address 00000038 ₁₆ ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) 4294967295 LO EQ HI | R0 (as signed decimal) -1 LT | | | | | |
| Step 2: Press F3 exactly once to run the simulation and stop at the bre What is in R0 the 2 nd time execution arrives at address 00000038 ₁₆ ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) CO EQ HI | R0 (as signed decimal) O LT | | | | | |
| What is in R0 the 3 rd time execution arrives at address 00000038 ₁₆ ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) 1 LO EQ HI | R0 (as signed decimal) 1 LT EQ GT | | | | | |
| What is in R0 the 4 th time execution arrives at address 00000038 ₁₆ ? Which conditions does R1 indicate as true for R0 compared to 1? | R0 (as unsigned decimal) 2 LO EQ HI | R0 (as signed decimal) 2 LT EQ GT GT | | | | | |