

## ARITHMETIC LOGIC UNIT

### 9.1 Nibble Adder

An arithmetic logic unit (ALU) is a multi operation, combinational-logic digital function. It can perform a set of basic arithmetic operations and a set of logic operations. The ALU has a number of selection lines to select a particular operation in the unit. The selection lines are decoded within the ALU so that  $k$  selection variables can specify up to  $2^k$  distinct operations.




Fig.: Block diagram of a 4-bit ALU


The four data inputs from A are combined with the four inputs from B to generate an operation at the F outputs the mode select input  $S_2$  distinguishes between arithmetic and logic operations. The two function select inputs  $S_1$  and  $S_0$  specify the particular arithmetic or logic operation to be generated. With three selection variables, it is possible to specify four arithmetic operations (with  $S_2$  in one state) and four logic operations (with  $S_2$  in the other state).

### 9.2 Arithmetic Unit


Example:

Design an adder subtractor circuit with one selection variable  $S$  and two inputs A and B. Where  $S = 0$ , circuit performs  $A + B$  and when  $S = 1$ , circuit performs  $A - B$  by taking 2's complement of B. [Fall 2019, Spring 2018, Spring 2015].

Solution:  
Step 1:



(a) Addition



(b) Subtraction

Step 2:

S	X <sub>i</sub>	Y <sub>i</sub>	C <sub>in</sub>
0	A	B	0
1	A	$\bar{B}$	1

Step 3:

Truth table

S	A	B	X <sub>i</sub>	Y <sub>i</sub>
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	0
1	1	0	1	1
1	1	1	1	0

K-map for  $Y_i$

AB \ S	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$$Y_i = S'B + SB' = S \oplus B$$

$$X_i = A$$

$$S = C_m$$

Step 4: Logic diagram




Fig.: Logic diagram of arithmetic circuit

Example:

Design arithmetic circuit that performs following operations

1. Addition ( $A + B$ )
2. Addition with carry ( $A + B + 1$ )
3. A plus 1's complement of B ( $A + \bar{B}$ )
4. Subtraction ( $A + \bar{B} + 1$ )
5. Transfer A, using  $B = 0$
6. Increment A ( $A + 1$ ),  $B = 0$
7. Decrement a ( $A - 1$ ),  $B = 1$
8. Transfer A, using  $B = 1$

[Fall 2018, Spring 2017, Spring 2013]

Solution:

Step 1:











Fig.: Operation obtained by controlling one set of inputs to a parallel adder


Step 2:

Function table

Function select			X equals	Y equals	Output equals	Function
$S_1$	$S_0$	$C_{in}$				
0	0	0	A	0	$F = A$	Transfer A
0	0	1	A	0	$F = A + 1$	Increment A
0	1	0	A	B	$F = A + B$	Add B to A

Function select			X equals	Y equals	Output equals	Function
$S_1$	$S_0$	$C_{in}$				
0	1	1	A	B	$F = A + B + 1$	Add B to A plus 1
1	0	0	A	$\bar{B}$	$F = A + \bar{B}$	Add 1's complement of B to A
1	0	1	A	$\bar{B}$	$F = A + \bar{B} + 1$	Add 2's complement of B to n
1	1	0	A	All 1's	$F = A - 1$	Decrement A

The circuit that controls input B to provide the function illustrate in step 1 is called a true/complement, one/zero element.



$S_1$	$S_0$	$Y_i$
0	0	0
0	1	$B_i$
1	0	$\bar{B}_i$
1	1	1

Step 3:

Truth table

$S_1$	$S_0$	$B_i$	$Y_i$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

K-map for  $Y_i$

$S_1 \backslash S_0$	00	01	11	10
0	0	0	1	0
1	1	0	1	1

$$Y_i = S_0 B_i + S_1 B_i'$$

$$X_i = A_i$$

Step 4:

Final logic diagram




Fig.: Logic diagram of arithmetic circuit

### 9.3 Logic Unit

The logic microoperations manipulate the bits of the operands separately and treat each bit as a binary variable. With 'n' variables we can create  $2^{2n}$  functions. If  $n = 2$ , we can create 16 function but all these 16 function can be generated using 'AND', 'OR' & 'NOT' operation.

Example:

Design a logic circuit, which can perform following logic operation.

- OR
- AND
- AND
- NAND
- NOT A
- NOT B
- X-OR
- X-NOR




**Solution:**

For 8 functions, we use 3 selection lines i.e.,  $S_2, S_1, S_0$  and input A, B.

**Function table**

Function select			Output equals	Function
$S_2$	$S_1$	$S_0$		
0	0	0	$A + B$	OR
0	0	1	$\overline{A + B}$	NOR
0	1	0	$A \cdot B$	AND
0	1	1	$\overline{A \cdot B}$	NAND
1	0	0	$\overline{A}$	NOT A
1	0	1	$\overline{B}$	NOT B
1	1	0	$A \oplus B$	X-OR
1	1	1	$A \odot B$	X-NOR

Logic diagram using  $8 \times 1$  mux



The circuit must be repeated 'n' times for n bit logic circuit. The figure above generates 8 logic operation with 3 selection variables.

### 9.3 Design of Arithmetic and Logic Unit

Here, we design an ALU with eight arithmetic operations and fair logic operations. Three selection variables  $S_2, S_1$  and  $S_0$  select eight different

operations, and the input carry  $C_{in}$  is used to select four additional arithmetic operations. With  $S_2 = 0$ , selection variables  $S_2$  and  $S_0$  together with  $C_{in}$  will select the eight arithmetic operation with  $S_2 = 1$ , variables  $S_1$  and  $S_0$  will select the four logic operations OR, XOR, AND and NOT.

The steps involved in the design of an ALU are as follows:

1. Design the arithmetic section independent of the logic section.
2. Determine the logic operations obtained from the arithmetic circuit in step 1, assuming that the input carries to all stages are 0.
3. Modify the arithmetic circuit to obtain the required logic operations.

**The Function Table**

Selection				Output	Function
$S_2$	$S_1$	$S_0$	$C_{in}$		
0	0	0	0	$F = A$	Transfer A
0	0	0	1	$F = A + 1$	Increment A
0	0	1	0	$F = A + B$	Addition
0	0	1	1	$F = A + B + 1$	Add with carry
0	1	0	0	$F = A - B - 1$	Subtract with borrow
0	1	0	1	$F = A - B$	Subtraction
0	1	1	0	$F = A - 1$	Decrement A
0	1	1	1	$F = A$	Transfer A
1	0	0	x	$F = A \cup B$	OR
1	0	1	x	$F = A \oplus B$	XOR
1	1	0	x	$F = A \cap B$	AND
1	1	1	x	$F = \overline{A}$	Complement A

The inputs to each full adder circuit are specified by the boolean functions.

$$X_i = A_i + S_2 S_1' S_0' B_i + S_2 S_1 S_0' B_i'$$

$$Y_i = S_0 B_i + S_1 B_i'$$

$$Z_i = S_2' C_{in}$$




Fig.: One bit logic diagram of arithmetic logic unit (ALU)

#### 9.4 Status Register

It is sometimes convenient to supplement the ALU with a status register where these status-bit conditions are stored for further analysis. Status-bit conditions are sometimes called condition-code bits or flag bits.

Figure below shows the block diagram of an 8-bit ALU with a 4-bit status register. The four status bits are symbolized by C, S, Z & V. The bits are set or cleared as a result of an operation performed in the ALU.

1. Bit C is set if the output carry of the ALU is 1. It is cleared if the output carry is 0.
2. Bit S is set if the highest-order bit of the result in the output of the ALU is 1. It is cleared if the highest-order bit is 0.
3. Bit Z is set if the output of the ALU contains all 0's and cleared otherwise.
4. Bit V is set if exclusive - OR of carries  $C_8$  and  $C_9$  is 1, and cleared otherwise. This is the condition for overflow when the numbers are in sign-2's - complement representation. For the 8-bit ALU, V is set if the result is greater than 127 or less than -128.




Fig.: Setting bits in a status register

#### 9.5 Design of Shifter

##### Shifter


The shift unit attached to a processor transfers the output of the ALU into the output bus. The shifter may transfer the information directly without a shift, or it may shift the information to the right or left. Provision is sometimes made for no transfer from the ALU to the output BUS. The shifter provides the shift micro-operations commonly not available in an ALU.

##### Design of Shifter

A combinational logic shifter can be constructed with multiplexers as shown in figure below. The two selection variables  $S_1$  and  $S_0$ , applied to all four multiplexers select the type of operation in the shifter. When  $S_1S_0 = 00$ , no shift is executed and the signals from A go directly to the F lines. The next two selection variable causes a shift right operation and a shift-left operation. When  $S_1S_0 = 11$ , the multiplexers select the inputs attached to 0 and as a consequence the F outputs are also equal to 0 blocking the transfer of information from the ALU to the output bus.



$S_1$	$S_0$	Operation	Function
0	0	$F \leftarrow A$	Transfer A to S (No shift)
0	1	$F \leftarrow \text{Shr } A$	Shift right A into F
1	0	$F \leftarrow \text{Shl } A$	Shift left A into F
1	1	$F \leftarrow 0$	Transfer 0's into S



## 9.6 Processor Unit

### 9.7 Design of Accumulator

308 ■ Insights on Logic Circuits

The diagram illustrates a Register File (RF) structure. It consists of two main blocks: "Register A" and a "Combinational circuit".

- Register A**: A rectangular block at the top.
- Combinational circuit**: A rectangular block below Register A.
- Control variables**: An arrow points from the right to the "Combinational circuit".
- Data inputs**: An arrow labeled "B" points from the bottom to the "Combinational circuit".
- Feedback loops**: Two arrows originate from the output of "Register A". One arrow loops back to the top input of "Register A". The other arrow loops back to the bottom input of the "Combinational circuit".

### Design of Accumulator

**List of micro-operations:**

Control variable	Micro-operation	Name
$S_1$	$A \leftarrow A + B$	Add
$S_2$	$A \leftarrow 0$	Clear
$S_3$	$A \leftarrow \bar{A}$	Complement
$S_4$	$A \leftarrow A.B$	AND

# 1. Add (A + B)

The excitation table for input for the J-K flipflop are listed below:

Present state	Inputs		Next state	Flip-flop input		Output
$A_i$	$B_i$	$C_i$	$A_{i+1}$	$J_{Ai}$	$K_{Ai}$	$C_{i+1}$
0	0	0	0	0	x	0
0	0	1	1	1	x	0
0	1	0	1	1	x	0
0	1	1	0	0	x	1
1	0	0	1	x	0	0
1	0	1	0	x	1	1
1	1	0	0	x	1	1
1	1	1	1	x	0	1

K-map for  $J_{Ai}$

$A_i \backslash B_i C_i$	00	01	11	10
0	0	1	0	1
1	x	x	x	x

$$J_{Ai} = B_i' C_i + B_i C_i'$$

$$= B_i \oplus C_i$$

K-map for  $K_{Ai}$

$A_i \backslash B_i C_i$	00	01	11	10
0	x	x	x	x
1	0	1	0	1

$$K_{Ai} = B_i' C_i + B_i C_i'$$

$$= B_i \oplus C_i$$

K-map for  $C_{i+1}$

$A_i \backslash B_i C_i$	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_{i+1} = B_i C_i + A_i C_i + A_i B_i$$

$$= A_i B_i + A_i C_i + B_i C_i$$

The J input of flip-flop  $A_i$ , designated  $J_{Ai}$ , and K input of flip-flop  $A_i$ , designated by  $K_{Ai}$ , do not include the control variable  $S_1$ . These two equation should affect the flip-flop only when  $S_1$  is enable; therefore they should be ANDed with control variable  $S_1, S_0$ .

$$J_{Ai} = (B_i \oplus C_i) S_1 \quad C_i = A_i B_i + A_i C_i + B_i C_i$$

$$K_{Ai} = (B_i \oplus C_i) S_1$$

# 2. Clear ( $S_2$ )

$$J_{Ai} = 0$$

$$K_{Ai} = S_2$$

It clears all the flip-flops in register A to cause this transition in a J-K flip-flop. We need to apply control variable  $S_2$  only to  $K_{Ai}$  input of flip-flop. The J input will be assumed to be zero if nothing is applied to it.

# 3. Complement ( $S_3$ )

$$J_{Ai} = S_3$$

$$K_{Ai} = S_3$$

For this we need to apply  $S_3$  to both J and K input such that  $J_{Ai} = S_3$  and  $K_{Ai} = S_3$

# 4. AND ( $S_4$ )

Present state		Next state	Flip-Flop	
$A_i$	$B_i$	$A_{i+1}$	$J_{Ai}$	$K_{Ai}$
0	0	0	0	x
0	1	0	0	x
1	0	0	x	1
1	1	1	x	0

Using K-map,

For  $J_{Ai}$

$A_i \backslash B_i$	0	1
0	0	0
1	x	x



$$J_{Ai} = 0$$

For  $K_{Ai}$

$B_i$	0	1
$A_i$		
0	x	x
1	1	0

Since, AND operation is enabled when  $S_4 = 1$ . Thus, the input must be AND with  $S_4$

$$J_{Ai} = 0$$

$$K_{Ai} = B_i S_4$$

Thus, the final logic statement for input  $J_{Ai}$  and  $K_{Ai}$  is,

$$J_{Ai} = B_i C_i S_1 + B_i C_i S_1 + S_3$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$K_{Ai} = B_i C_i S_1 + B_i C_i S_1 + S_2 + S_3 + B_i S_4$$

Final logic circuit




Fig.: Accumulator circuit (1 stage)


## SOLUTION TO IMPORTANT AND EXAM QUESTIONS

1. Design a circuit for 4-bit full subtractor.

[Fall 2016]

Solution:

Let 4 bit inputs are  $A_3 A_2 A_1 A_0$  and  $B_3 B_2 B_1 B_0$  and carry =  $C_{in}$ .



When  $X = 1$ , we get complement of  $B$  and  $C_{in} = 1$ .

$$\therefore \text{Difference} = (A_3 A_2 A_1 A_0) + (1's \text{ complement of } (B_3 B_2 B_1 B_0) + C_{in})$$

$$= (A_3 A_2 A_1 A_0) + (1's \text{ complement of } B_3 B_2 B_1 B_0) + 1$$

$$= (A_3 A_2 A_1 A_0) + (2's \text{ complement of } B_3 B_2 B_1 B_0)$$