

Tutorial-2

Theory!

1. Explain current flow mechanism in NPN & PNP transistor with necessary circuit diagram.

2. Draw and explain Ip & Op < haracheristies = urves for CE,

< B and << transition configurations.

To import on unitere agin of the repolication

I/o improderne, voltage gain & its application. Show that, 4. What are modes of operation of transfertor. Show that, Ic = \begin{align*} \beg

5. With next sketch & its significance explain BIT switching time. What is early effort & punch through.

6. Desnibe Ebers mill model of fronsistor. Transistor con be used

as a switch and ag an amplifier Explain.

7. What is stobility darder. Dorivo stability farter for solfbiasou NPN dianaister.


8. Write shat Notes on!

- a) Avalanchal Breakdown affort on transfector.
- 5) Rotationship both of B& f.
- c) AC 4 DC local line and Q-print
- d Thormal instability 4 thorma runway.


Numericals:


1. Design a CE self-bias circuit for Ic = 20m A, Vcc = 20V, B = 100.


2. Find Emitter, Base & collector current as well as VcF for given = B transistor amplifier. Also dian De load line and locate & point. Assume a = 0.9



3. For the circuit shown below drow De load line & find approxing point. Also Jocate operating point on the Jood line of find the stability forter of circuit. Assume silion translator with







4. Design a base bias circuit having aporating point (50, 1mA).
Assume Si transistor with VBE = 0.60 & \$ = 100, Vcc = 150.


5. Design a voltage divider bioxing circuit with VCED=55 V and Ica = 1:5mA. (\$=100).


6. For the given cirruit, hind collector, base, emitter current and witage across collector emitter junction. Also calculate stability factor. (\$=100).


7. Find IB, Ic, Ver & 5 for following voltage divider biasing circuit.

Assume P = 100.

8. If Ic=1mA, VcE=2.5V, he=100
and Ica=0, find out the values
of R.C.R.C for given circuit.







9. Design voltage divider bias airout that will sotisfy the conditions: Ic= 2mA, VCE=20V, S=4. Assume B=100 & Ucc=20V.

10. Design sold bias sirruit for Si tronsiertor with BE200 & VCC = 10V, VCE = 5V, Ic= 1 mA, Rc= 3.3K & == 10.

Tutorial 3

Theory! I Explain to model of common boso, cummon collector and anymon comitted bypassed and unbypassed) configuration in dotails.


2. Write short notes:


9) h-parameter model of BJT

Numerical!

Tor the given transistar amplifier, tind its re-model. Also tind


overall wittege gain & current gain. Also find volve of UL if Us=100mv. Totro B=100.






Find (in, (in) stage), rotatage) and Av for given circuit. Take \$= 100.


3) for the given transistor amplifier simul, the h-parameters are hie= 1.6K, he= 80, hre= 20×104 and hoe= 20 mA/v. Find VL/vs.





4) For given CE transistor amplifier, write its h-parameter model and find Zin, Zout, Vilvs.

Given, the go, lies 4.8KD, hoes 40MAIN three is negligible.



Scanned by CamScanner

Tutorial 4

10 Compare BIT & FET. "FET is unipolar davice". Justity.

2. Explain working principle of NIFET. Also I raw drain and transfer characteristics curves.

3. Draw-emoll signal requirement att of JFFT.

4. Prove that emaluntance of JFET is given by,

Im = Vp VIDS. IDSS

50 What is pinch alt voltage. Find general exprossion of saluration surrout in OFET.

6. Explain different JFFT biosing methods.


7. Wride shad notes on

- d) TLEL
- D) JEET Paramoder
- S) DIL

Wismall signal low frequency muchol of JFET

Numerical

1 For the circuit given, tird ID & Ups. Given IDES = 10mA, Up = -4V



2. Design a voltage divider NIFET CKI operating at 15mA drain current & 101 dran-tu-source voltage. IDES = 25mA, Up = -4V


3. Dosign a solf-bias NIFET chi appropriating of ID: 15 mA Mossion IDSS = 25 mA, Up = -44 & VDD = 254. Also find transconductionce.


4. For a JEET with transcomductance 4000ms at it's bias point.

Its drain reststance is 100 kg. Assuming

small signal moder, find overall vottage gain, 5. Zakulate Zinizo, 4v for common drain

JEET. IDEC = 10m A, VP=-5V, 2=100K





Tutorial 5

- 1. Explain Emosfet, Dindsfet with nonessary diagrams (constitution)
- 2. Distribute both deplotion and enhancement type mostet.

Tutorial 6

- explain its approxim, along with its parameter.
- 2. What is half wore rectifica. Find average value, miss.
- 3. What is ripple factor. "Full wave rentletier is more efficient than hold wave rentletier". Justify it.

Numerical