Efficient FPGA Implementation of Overclocking Friendly Online Arithmetic Operators

Abstract—The abstract goes here.

I. Introduction

II. BACKGROUND AND RELEVANT WORK

A. Online Arithmetic

III. DIGIT-PARALLEL ONLINE ADDER ON FPGAS

A. Related Works

There has been previous works focusing on efficient FPGA implementation of the digit-parallel online adder. Generally the existing approaches can be classified into three types:

- efficient mapping of the digit-parallel online adder onto sophisticated FPGAs resources [xxx];
- multiple operands addition by designing compressor trees based on bit counters [xxx];
- 3) modifying existing FPGA architecture for more efficient online addition [xxx] and for specific applications [xxx].

Type 2 and type 3 are beyond the scope of this paper, as we focus on the general purpose online adder that takes 2 inputs and generate 1 outputs, as shown in Figure xxx. Specifically in type 1, both works took advantage of the built-in carry resources in FPGAs. Conventionally the ASIC implementation of online adders is based on the 4:2 compressors, as shown within the gray background in Figure xxx. However, directly applying this approach in the FPGAs could be less efficient. This is because there is no carry propagation between the 2 full adders within a 4:2 compressor, and the net delay between them can be large. Instead, Kamp et al and Ortiz et al described very similar mapping techniques for online adders with 2 different data representations, respectively. The main idea is to map the logic block within the dotted circle in Figure xxx. In this case, the fast-carry logic in the FPGA can be employed, and the delay between the 2 FAs is largely reduced.

However, we notice the major limitations of both approaches that they only target on FPGAs with 4-input LUTs and 2 LUTs within a logic slice, such as the Xilinx Spartan series and the Altera Cyclone series. This is naturally reasonable because one LB can be mapped to a single slice. Nevertheless, for FPGAs with 6-input LUTs and 4 LUTs in a slice, such as the Xilinx Virtex series and all Xilinx 7 series FPGAs, directly applying the approaches in [xxx] will result in either resource waste or logic fault. For instance, if 2 LBs are mapped to a slice with 4 LUTs as seen in Fig. 2, the outputs of the second LB will be faulty because the its carry input cannot be initialized.




Fig. 1. Map the online adder onto Spartan FPGAs using the fast-carry resources. The grey background highlights the 4:2 compressor. Dotted circle indicates the logic block (LB) which can be mapped to the FPGA carry resources




Fig. 2. Direct utilization of previous approaches on a Virtex-6 FPGA will results in faulty outputs.

IV. DIGIT-PARALLEL ONLINE MULTIPLIER ON FPGAS

V. RESULTS

VI. CONCLUSION

The conclusion goes here.

ACKNOWLEDGMENT