Efficient FPGA Implementation of Overclocking Friendly Online Arithmetic Operators

Abstract—The abstract goes here.

I. Introduction

II. BACKGROUND: ONLINE ARITHMETIC

A. Key Features of Online Arithmetic

In conventional arithmetic, results are generated either from the least significant digit, e.g. addition and multiplication, or from the most significant digit, e.g. division and square root. This inconsistency in computing directions can result in large latency when propagating data among different operations. Online arithmetic was proposed to solve this problem [xxx]. With online arithmetic, both the inputs and the outputs are processed in a MSD-first manner. This enables parallelism and duplication among various operations, and the overall computation latency can be significantly reduced.

Online arithmetic was originally designed for digit-serial operation, of which the data flow is illustrated in Fig 1. It can be seen that in order to generate the first output digit, δ digits of inputs are required and δ is called "online delay". Notice that δ is normally a constant, which is independent of the precision in a given operation. For ease of discussion, in the following of this paper the input data are normalized to fixed point numbers in the range (-1,1). Based on this premise, the online representation of N-digit operands and result at iteration j are given by (1), where $j \in [-\delta, N-1]$ and r denotes the radix [?].

Fig. 1. Dataflow in digit-serial Online Arithmetic. δ denotes the online delay.

$$X_{[j]} = \sum_{i=1}^{j+\delta} x_i r^{-i}, \ Y_{[j]} = \sum_{i=1}^{j+\delta} y_i r^{-i}, \ Z_{[j]} = \sum_{i=1}^{j} z_i r^{-i}$$
 (1)

MSD-first operation is possible with the employment of the redundant number system [?], in which each digit is represented with a redundant digit set $\{-a,\cdots,-1,0,1,\cdots,a\}$, where $a\in[r/2,r-1]$. Due to the redundancy, the MSDs of the result can be calculated only based on partial information of the inputs and then the value of the number can be revised by the following digits.

B. Binary Online Addition

Adders serve as a critical building block for arithmetic operations. To perform digit-parallel online addition, a redundant adder can be directly utilized. The adder structure diagram is shown in Fig 2. A major advantage of the redundant number system over the standard ripple-carry based arithmetic is that the propagation of carry is eliminated, resulting in a precision-independent computation time for addition. As seen in Figure 2, the computation delay of this adder is only 2 full adder (FA) delays for any operand word-length, with the cost of one extra FA for each digit of operands. This makes the online adder suitable for building up more complex arithmetic operators such as multipliers to accelerate the sum of partial products [?].




Fig. 2. An N-digit binary digit-parallel online adder with (N+1)-digit outputs.

In Section III, we will present a novel method of mapping the digit parallel online adder efficiently on FPGAs using the built-in carry resources.

C. Binary Online Multiplication

Multiplication is another key arithmetic operator. Typically the online multiplication is performed in a recursive digit-serial manner, as illustrated in Algorithm 1 [?] where both inputs and outputs are N-digit number as given in (1). For a given iteration j, the product digit z_j is generated through a selection function sel(). For the radix r and a chosen digit set, there exits an appropriate selection method and a value of δ which ensure convergence [?]. As radix-2 is used most commonly in computer arithmetic, we keep r=2 throughout this paper with the corresponding redundant digit set $\{\overline{1},0,1\}$. In this case sel() is given by (3) [?]. Notice that the election is made only based on 1 integer bit and 1 fractional bit of $W_{[j]}$.

Algorithm 1 Online Multiplication

Initialization:
$$X_{[-\delta]} = Y_{[-\delta]} = P_{[-\delta]} = 0$$

Recurrence: $for \ j = -\delta, \ -\delta + 1, \ \cdots, \ N-1 \ do$

$$H_{[j]} = r^{-\delta} \left(x_{j+\delta+1} \cdot Y_{[j+1]} + y_{j+\delta+1} \cdot X_{[j]} \right)$$

$$W_{[j]} = P_{[j]} + H_{[j]}$$

$$z_{j} = sel(W_{[j]})$$

$$P_{[j+1]} = r \left(W_{[j]} - z_{j} \right)$$
(2)

$$sel(W_{[j]}) = \begin{cases} 1 & \text{if } W_{[j]} \geqslant \frac{1}{2} \\ 0 & \text{if } -\frac{1}{2} \leqslant W_{[j]} < \frac{1}{2} \\ \overline{1} & \text{if } W_{[j]} < -\frac{1}{2} \end{cases}$$
 (3)

In Section IV, we will describe a modified online multiplication algorithm and its FPGA implementation, which are designed specifically targeting on digit parallel operations.

III. DIGIT PARALLEL ONLINE ADDER ON FPGAS

A. Related Works

There has been previous works focusing on efficient FPGA implementation of the digit-parallel online adder. Generally the existing approaches can be classified into three types:

- efficient mapping of the digit-parallel online adder onto sophisticated FPGAs resources [xxx];
- multiple operands addition by designing compressor trees based on bit counters [xxx];
- 3) modifying existing FPGA architecture for more efficient online addition [xxx] and for specific applications [xxx].

Type 2 and type 3 are beyond the scope of this paper, as we focus on the general purpose online adder that takes 2 inputs and generate 1 outputs, as shown in Figure xxx. Specifically in type 1, both works took advantage of the built-in carry resources in FPGAs. Conventionally the ASIC implementation of online adders is based on the 4:2 compressors, as shown within the gray background in Figure xxx. However, directly applying this approach in the FPGAs could be less efficient. This is because there is no carry propagation between the 2 full adders within a 4:2 compressor, and the net delay between them can be large. Instead, Kamp et al and Ortiz et al described very similar mapping techniques for online adders with 2 different data representations, respectively. The main idea is to map the logic block within the dotted circle in Fig. 3. In this case, the fast-carry logic in the FPGA can be employed, and the delay between the 2 FAs is largely reduced.

However, we notice the major limitations of both approaches that they only target on FPGAs with 4-input LUTs and 2 LUTs within a logic slice, such as the Xilinx Spartan series and the Altera Cyclone series. This is naturally reasonable because one LB can be mapped to a single slice. Nevertheless, for FPGAs with 6-input LUTs (6-LUT) and 4 LUTs in a slice, such as the Xilinx Virtex series and all Xilinx 7 series FPGAs, directly applying the approaches in [xxx] will result in either resource waste or logic fault. For instance, if 2 LBs are mapped to a slice with 4 LUTs as seen in Fig. 4s, the outputs of the second LB will be faulty because the its carry input cannot be explicitly initialized.




Fig. 3. Map the online adder onto Spartan FPGAs using the fast-carry resources. The grey background highlights the 4:2 compressor. Dotted circle indicates the logic block (LB) which can be mapped to the FPGA carry resources.




Fig. 4. Direct utilization of previous approaches on a Virtex-6 FPGA will results in faulty outputs.

B. Proposed Mapping Method

To tackle this problem, we first modify the structure of the online adder to enable an efficient FPGA mapping. The structure of a 3-digit online adder is given as an example in Fig. 5. In this equivalent structure, the first FA in each 4:2 compressor is split into 2 parts, which only generate carry and sum respectively. In this case they can be mapped individually on 2 LUTs. The second FA, which generates the outputs, is unchanged and can be implemented using the fast-carry logic.

The detailed slice mapping of the 2 LBs is shown in Fig. 6. The I/O signals are identical to the previous example in Fig. 5. It can be seen that a 6-LUT can be configured with two different output ports O6 and O5. For LB1, the carry input can be initialized by setting the O6 of LUT2 equal to 0 constantly. In this case, the output of MUXCY2 is O5 of LUT2, and the carry from LB2 will not affect the results of LB1. Using this mapping method the resources within 1 slice can be fully




Fig. 5. Modified structure of online adder. Left: an example of 3-digit online adder. The shaded part refers to the 2 logic blocks (LBs) that can be mapped onto 1 slice. Right: one LB. the dotted box outlines the logic that can be mapped onto 1 LUT and the corresponding fast-carry logic.




Fig. 6. Implementation of 2 logic blocks (LBs) in 1 FPGA slice which contains four 6-LUTs. NC stands for "Not Care".

utilized, potentially leads to significant area reduction.

C. Performance Analysis

IV. DIGIT PARALLEL ONLINE MULTIPLIER ON FPGAS

A. Algorithm of Digit Parallel Online Multiplication

Algorithm xxx as described in Section.xxx can be synthesized into a unrolled digit parallel structure, which has been demonstrated to be "overclocking friendly" because timing errors initially affect the least significant digits [xxx]. This synthesis method is straightforward and can be utilized to design other digit parallel online operators.

However, in order to implement the digit parallel online




Fig. 7. (a) Structural diagram of a 4-digit online multiplier using the proposed algorithm. (b) Structure of one stage. The word-length of all signals are labelled in terms of the number of digits. N denotes the word-length of the input signal.

multiplier (OM), large area budget is required because of the large area overhead of a single iteration stage and the overall stage numbers required. For instance in an N-digit OM, totally $(2N+\delta)$ iterations are required to generate 2N digits outputs, and $(N+\delta)$ iterations for the most significant N digits result. Each iteration stage consists of all operations in Eq.xxx. In comparison, in an N-digit array multiplier there are only (N-1) rows, each of which is basically an N-digit ripple-carry adder.

Instead of simply implementing the unrolled format of Algorithm xxx, it can be optimized given that all inputs are digit parallel. Initially the online delay δ is employed to generate the MSD of the results only based on partial information of the inputs. Nevertheless if all digits of inputs are given simultaneously, δ is no longer necessary. Due to the same reason, H[j], which takes 1 digit of input per stage as shown in Algorithm xxx, can be optimized to take one partial product Xy_j or Yx_j per stage. The optimized digit parallel online multiplication algorithm is described in Algorithm xxx.

B. FPGA Implementation

The structure diagram of a 4-digit OM using the proposed algorithm is shown in Fig. 7(a). Generally in an N-digit OM, there are only N stages to generate results with 2N digits. Each stage can be efficiently implemented using FPGAs, and the structure diagram of stage j is shown in Fig. 7(b). In each stage, an online adder is used to derive $W_{[j]}$. The selection logic, as described in Section xxx and Eq.xxx, takes 3 digits input (6 bits) and generate 1 digit output (2 bits). Hence it can be implemented using two 6-LUTs for each output bit. Similarly the generation of $P_{[j]}$ can also be implemented using one 6-LUT, since only the integer parts of $W_{[j]}$ might change due to the selection of z_j . In addition, the structure of Stage 1 can be further optimized by removing the online adder, because $P_{[0]} = 0$.




Fig. 8. (a) Modified structure of a 4-digit online multiplier which only generates the most significant 4-digit result.

C. Structure Optimization for the MSD Half of the Results

Normally the OM is connected with other arithmetic operators in real applications. If the outputs of an OM is utilized for subsequent operations, only the most significant half of the products are required to maintain the consistency of word-length between inputs and outputs. In the conventional multiplier with standard binary arithmetic, this is achieved by either truncating or rounding the least significant half of the products. However both the computation time and the structure remains unchanged, because the results are generated from LSDs.

In comparison, the online multiplier offers the possibility to optimize the structure to a further extent if only the MSD half of the results are required, as the results are generated initially from the MSD. The modified structure diagram is illustrated in Fig. 8(a). The word-length of the online adder in a given Stage j can be reduced, as shown in Fig. 8(b). This is because there is no carry propagation in the online adder, and all digits of the online adder are obtained in parallel.

D. Performance Analysis

V. RESULTS

VI. CONCLUSION

The conclusion goes here.

ACKNOWLEDGMENT