

Efficient FPGA Implementation of Overclocking Friendly Online Arithmetic Operators

Abstract—The abstract goes here.

I. INTRODUCTION

II. BACKGROUND AND RELEVANT WORK

A. Online Arithmetic

B. FPGA Architecture

III. DIGIT-PARALLEL ONLINE ADDER ON FPGAS

IV. DIGIT-PARALLEL ONLINE MULTIPLIER ON FPGAS

V. RESULTS

VI. CONCLUSION

The conclusion goes here.

ACKNOWLEDGMENT