




Sequential Circuits Part - III

Foundation Course on Digital Electronics


SEQUENTIAL CIRCUITS

- Sequential Circuits consists of a combinational circuit to which memory elements are connected to form a feedback path. The memory elements are devices capable of storing binary information.
- The binary information stored in these elements at any given time defines the state of the sequential circuit at that time.



- The sequential circuit receives binary information from external inputs (x_n) that, together with the present state (y_{n-1}) of the memory elements, determine the binary value of the outputs(y_n).
- A sequential circuit is specified by a time sequence of inputs, outputs, and internal states.

$$f(x_n, y_{n-1}) = y_n$$



Q The output of a sequential circuit depends on **(NET-JUNE-2014)**

(A) present input only

(B) past input only

(C) both present and past input

(D) past output only


Break


Latches

- Latch means to hold something or something which do not change.
- latches are the basic building blocks of any flip flop and they are capable of holding 1 bit until necessary.
- Storage elements that operate with signal levels are referred to as latches.
- Latches are level sensitive devices.


NOR Latch

- The SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled S for set and R for reset.
- Outputs Q_n and Q_n' are the complement of each other, in valid scenario.






S	R	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

NAND Latch



S	R	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	



S	R	Q_n	Q_{n+1}
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


Q In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in **(GATE-2004) (2 Marks)**

(A) $Q = 0, Q' = 1$

(B) $Q = 1, Q' = 0$

(C) $Q = 1, Q' = 1$


(D) Indeterminate states




Break

SR flip flop


1. The operation of the basic SR latch can be modified by providing an additional input signal that determines (controls), when the state of the latch can be changed by determining whether S and R (or S and R) can affect the circuit.
2. It consists of the basic SR latch and two additional AND gates. The control input CP / E_n acts as an enable signal for the other two inputs.
3. The outputs of the AND gates stay at the 0 as long as the enable signal remains at 0 as one input of AND gate gets 0 resulting in 0 as output. When the enable input goes to 1, information from the S or R input is allowed to affect the latch.




Block Diagram



Implementation



Implementation



Truth Table

S	R	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Truth Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

K-Map

	sr	$s'r'$	$s'r$	sr	sr'
q		00	01	11	10
q'	00				
q	01				

Characteristics Equation

$$Q_{n+1} =$$

Truth Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Characteristics Equation

$$Q_{n+1} = S + R' Q_n$$

Function Table

S	R	Q_{n+1}
0	0	
0	1	
1	0	
1	1	

Truth Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Excitation Table



Q_n	Q_{n+1}	S	R
0	0		
0	1		
1	0		
1	1		

Truth Table


S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

State Diagram

Block Diagram	Implementation	Truth Table	K-Map
---------------	----------------	-------------	-------



S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X




Characteristics Equation	Function Table	Excitation Table	State Diagram
--------------------------	----------------	------------------	---------------


$Q_{n+1} = S + R' Q_n$

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	X

Q_n	Q_{n+1}	S	R
0	0	0	d
0	1	1	0
1	0	0	1
1	1	d	0





Break





Order of Priority

- ve edge
- +ve edge
- ve level
- +ve level

+ve



-ve



- Edge triggering is always preferred over level triggering because in edge triggering system is in transparent mode for very less amount of time, so system will be stable.

Break

Notes

1. The key to the proper operation of a flip-flop is to trigger it ***only during a signal transition(edge)***.
2. This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches.
3. A clock pulse goes through two transitions: from 0 to 1(+ve edge) and the return from 1 to 0 (-ve edge).
4. The way that a latch can be modified to form a flip-flop. To produce a flip-flop that triggers only during a signal transition(edge) (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse.

Notes

1. Latches are the basic circuits from which all flip-flops are constructed.
2. The storage elements (memory) used in clocked sequential circuits are called flipflops.
3. A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1 (it is called bi-stable multi-vibrator).
4. A flip-flop is said to be stable if it has complementary behavior.
5. Latches are level sensitive devices; flip-flops are edge-sensitive devices.
6. Storage elements that operate with signal levels are referred to as latches; those controlled by a clock transition are flip-flops.

Notes


- Flip-flops can be either level-triggered (asynchronous, transparent or opaque) or edge-triggered (**synchronous**, or **clocked**).
- The term flip-flop has historically referred generically to both level-triggered and edge-triggered circuits that store a single bit of data using gates.
- Recently, some authors reserve the term *flip-flop* exclusively for discussing clocked circuits;
 - the simple ones are commonly called *transparent latches*. Using this terminology, a level-sensitive flip-flop is called a transparent latch
 - Whereas an edge-triggered flip-flop is simply called a flip-flop.
- Using either terminology, the term "flip-flop" refers to a device that stores a single bit of data. The terms "edge-triggered", and "level-triggered" may be used to avoid ambiguity.

Break


JK flip flop


- SR flip flop when both S and R = 1, results in invalid output. To resolve the problem we use JK Flip Flop. We take a feedback from the outputs.

Block Diagram



Implementation





Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

K-Map

	JK	$J'K'$	$J'K$	JK	JK'
q		00	01	11	10
q'	00				
q	01				

Characteristics Equation

$$Q_{n+1} =$$

Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Characteristics Equation

$$Q_{n+1} = J Q'_n + K' Q_n$$

Function Table

J	K	Q_{n+1}
0	0	
0	1	
1	0	
1	1	

Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation Table



Q_n	Q_{n+1}	J	K
0	0		
0	1		
1	0		
1	1		

Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

State Diagram

Block Diagram	Implementation	Truth Table	K-Map
---------------	----------------	-------------	-------



J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


JK					
		$J'K'$	$J'K$	JK	JK'
Q_{n+1}	Q'_n			1	1
	Q_n	1			1

Characteristics Equation	Function Table	Excitation Table	State Diagram
--------------------------	----------------	------------------	---------------

$$Q_{n+1} = J Q'_n + K' Q_n$$

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	Q'_n


Q_n	Q_{n+1}	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0



Break

T(Toggle) flip flop

- The T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when inputs J and K are tied together.



J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Truth Table

T	Q_n	Q_{n+1}
0	0	
0	1	
1	0	
1	1	

Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

Truth Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

K-Map

	T	T'	T
q		0	1
q'	0		
q	1		

Characteristics Equation

$$Q_{n+1} =$$

Truth Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Characteristics Equation

$$Q_{n+1} = T \oplus Q_n$$

Function Table

T	Q_{n+1}
0	
1	

Truth Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation Table


Q_n	Q_{n+1}	T
0	0	
0	1	
1	0	
1	1	

Truth Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

State Diagram

Block Diagram	Truth Table	K-Map
---------------	-------------	-------



T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


	T	T'	T
q		0	1
q'	0		1
q	1	1	

Characteristics Equation	Function Table	Excitation Table	State Diagram
--------------------------	----------------	------------------	---------------

$$Q_{n+1} = T \oplus Q_n$$

T	Q_{n+1}
0	Q_n
1	Q_n'


Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0



Break

D flip flop

- The D (Data/Delay) flip-flop, tracks the input at D and produces the same value as output.



Truth Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

D	Q_n	Q_{n+1}
0	0	
0	1	
1	0	
1	1	

Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

Truth Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

K-Map

	D	D'	D
q		0	1
q'	0		
q	1		

Characteristics Equation

$$Q_{n+1} =$$

Truth Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Characteristics Equation

$$Q_{n+1} = D$$

Function Table

D	Q_{n+1}
0	
1	

Truth Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Excitation Table


Q_n	Q_{n+1}	D
0	0	
0	1	
1	0	
1	1	

Truth Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

State Diagram

Block Diagram	Truth Table	K-Map
---------------	-------------	-------



D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


	D	D'	D
q		0	1
q'	0		1
q	1		1

Characteristics Equation	Function Table	Excitation Table	State Diagram
--------------------------	----------------	------------------	---------------

$$Q_{n+1} = D$$

D	Q_{n+1}
0	0
1	1

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



Break

Flip Flops Conversion

1. We will require the **Characteristics Table** of **target flip flop**.
2. We will require the **Excitation Table** of **given flip flop**.
3. Determine the excitation values for characteristics table.
4. Obtain the expressions for input of given flip flop in terms of target.

Convert D Flip Flop to T Flip Flop

Characteristics table of T- Flip Flop

T	Q_n	Q_{n+1}
0	0	
0	1	
1	0	
1	1	

Excitation Table of D flip flop

Q_n	Q_{n+1}	D
0	0	
0	1	
1	0	
1	1	

Characteristics table of T- Flip Flop

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

T	Q_n	Q_{n+1}	D
0	0	0	
0	1	1	
1	0	1	
1	1	0	

Excitation Table of D flip flop

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Convert D Flip Flop to T Flip Flop

Excitation values for characteristics table

T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

Obtaining simplified expression

T	Q_n	D
0	0	
0	1	
1	0	
1	1	

Obtaining simplified expression


T	Q_n	D
0	0	0
0	1	1
1	0	1
1	1	0

Using K-Map to Simplify

	T	T'	T
q		0	1
q'	0		
q	1		


Convert D Flip Flop to T Flip Flop

Using K-Map to Simplify




$$D = Q_n \oplus T$$

Block Diagram




Convert D Flip Flop to T Flip Flop

Using K-Map to Simplify



Block Diagram



$$D = Q_n \oplus T$$

Flip Flops Conversion

1. We will require the **Characteristics Table** of **target flip flop**.
2. We will require the **Excitation Table** of **given flip flop**.
3. Determine the excitation values for characteristics table.
4. Obtain the expressions for input of given flip flop in terms of target.

Break

Convert T flip flop to JK flip flop

Characteristics table of JK- Flip Flop

J	K	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Excitation Table of T flip flop

Q_n	Q_{n+1}	T
0	0	
0	1	
1	0	
1	1	

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

J	K	Q_n	Q_{n+1}	T
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

Convert D Flip Flop to T Flip Flop

Excitation values for characteristics table

J	K	Q_n	Q_{n+1}	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	1

Obtaining simplified expression

J	K	Q_n	T
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Convert D Flip Flop to T Flip Flop

Using K-Map to Simplify

J	K	Q_n	T
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


	JK	$J'K'$	$J'K$	JK	JK'
q		00	01	11	10
q'	00				
q	01				

T =

Convert D Flip Flop to T Flip Flop

T =

Block Diagram




Convert D Flip Flop to T Flip Flop

Using K-Map to Simplify

T				
	J'K'	J'K	JK	JK'
Q _n '			1	1
Q _n		1	1	

$$T = J Q_n' + K Q_n$$

Block Diagram



Flip Flops Conversion

1. We will require the **Characteristics Table** of **target flip flop**.
2. We will require the **Excitation Table** of **given flip flop**.
3. Determine the excitation values for characteristics table.
4. Obtain the expressions for input of given flip flop in terms of target.


Q Consider the following state diagram and its realization by a JK flip flop, the combinational circuit generates J and K in terms of x, y and Q. The Boolean expressions for J and K are : **(GATE-2008) (2 Marks)**

(A) $(x \oplus y)'$ and $x' \oplus y'$

(C) $x \oplus y$ and $(x \oplus y)'$

(B) $(x \oplus y)'$ and $x \oplus y$

(D) $x \oplus y$ and $x \oplus y$



X	Y	Q_n	Q_{n+1}
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

X	Y	Q_n	Q_{n+1}	J	K
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Q_n	Q_{n+1}	J	K
0	0		
0	1		
1	0		
1	1		


X	Y	Q_n	J	K
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

	JK	J'K'	J'K	JK	JK'
q		00	01	11	10
q'	00				
q	01				

	JK	J'K'	J'K	JK	JK'
q		00	01	11	10
q'	00				
q	01				

Basics of counters

- A counter is a sequential circuit that goes through a predetermined sequence of binary states upon the application of input pulses.
- The gates in the counter are connected in such a way as to produce the prescribed sequence of states.




- A counter that follows the binary number sequence is called a binary counter.
- An n - bit binary counter consists of n flip-flops and can count in binary from 0 through $2^n - 1$.
- Counters are available in two categories: **synchronous counters** and **Ripple counters (asynchronous)**.

Q Find out the counting sequence for the counter below?

The characteristics equation for JK Flip Flop is $Q_{n+1} =$
 $Q_{0N} =$


The characteristics equation for T Flip Flop is $Q_{n+1} =$
 $Q_{1N} =$



Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0		
0	1		
1	0		
1	1		

Q Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the input of the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop. Initially, both Q_0 and Q_1 are set to 1 (before the 1st clock cycle). The outputs **(GATE-2017) (2 Marks)**

- A. $Q_1 Q_0$ after the 3rd cycle are 11 and after the 4th cycle are 00 respectively.
 B. $Q_1 Q_0$ after the 3rd cycle are 11 and after the 4th cycle are 01 respectively. ✓
~~C. $Q_1 Q_0$ after the 3rd cycle are 00 and after the 4th cycle are 11 respectively.~~
~~D. $Q_1 Q_0$ after the 3rd cycle are 01 and after the 4th cycle are 01 respectively.~~




$$Q_{n+1} = T \oplus Q_n$$

$$Q_{n+1} = D$$

①

$$Q_{1N} = Q_{0p} \oplus Q_{1p}$$

$$Q_{0N} = Q_{1p}$$



②

Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Q The number of flip-flops required to design a modulo - 272 counter is: (NET-JUNE-2015)

(a) 8 (b) 9 (c) 27 (d) 11

Handwritten annotations: Under (a) 8 is '17'. Under (b) 9 is '51' with a checkmark. Under (c) 27 is '16'. Under (d) 11 is '8'. An arrow points from (c) to (d).



Mod 4



$$2^8 < 272 < 2^9$$

Handwritten note: $\lceil \log_2 272 \rceil = 9$

$$2^6 = 64$$

$$2^7 = 128$$

$$\lceil \log_2 272 \rceil = 9$$

Q The above sequential circuit is built using JK flip-flops is initialized with $Q_2Q_1Q_0 = 000$. The state sequence for this circuit for the next 3 clock cycle is **(GATE-2014) (2 Marks)**

~~(A) 001, 010, 011~~

~~(B) 111, 110, 101~~


(C) 100, 110, 111

~~(D) 100, 011, 001~~

$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

$$Q_{2N} = \cancel{Q_{1P} \bar{Q}_{2P}} + \bar{Q}_{0P} Q_{2P}$$

$$\bar{Q}_{2P} \bar{Q}_{1P} + Q_{1P} \bar{Q}_{0P}$$



$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

$$Q_{1N} = Q_{2P} \bar{Q}_{1P} + \bar{Q}_{2P} Q_{1P} = Q_{1P} [\bar{Q}_{2P} + Q_{2P}] = \cancel{Q_{2P}}$$

$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

$$Q_{0N} = Q_{1P} \bar{Q}_{0P} + \bar{Q}_{1P} Q_{0P} = Q_{1P} \bar{Q}_{0P} + Q_{0P} = Q_{1P} + Q_{0P}$$

Present State			Next State		
Q_{2P}	Q_{1P}	Q_{0P}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	0	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	1
1	1	0	1	1	1
1	1	1	0	1	1

Q Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. If at some instance prior to the occurrence of the clock edge, P, Q and R have a value 0, 1 and 0 respectively, what shall be the value of PQR after the clock edge? (GATE-2011) (2 Marks)

(A) 000

(B) 001

(C) 010

P Q R
0 1 0

(D) 011

$$Q_{n+1} = P$$

$$Q_{1N} = Q_{0P}$$

$$Q_{n+1} = P$$



$$Q_{1N} = Q_{2P} + Q_{0P}$$

$$Q_{n+1} = P$$

$$Q_{0N} = Q_{1P} \cdot \overline{Q_{0P}}$$


Present State			Next State		
Q_{2P}	Q_{1P}	Q_{0P}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0	0	1	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

010 → 011




Q Consider the data given in previous question. If all the flip-flops were reset to 0 at power on, what is the total number of distinct outputs (states) represented by PQR generated by the counter? **(GATE-2011) (2 Marks)**

(A) 3 (B) 4 (C) 5 (D) 6



Q The minimum number of D flip-flops needed to design a mod-258 counter is **(GATE-2011) (1 Marks)**



Q In order to build a MOD-18 counter, the minimum number of flip flops needed is equal to:
(NET-DEC-2007)

(A) 18

(B) 9


~~(C) 5~~

(D) 4

Handwritten calculations and a crossed-out option. The option (C) 5 is circled and crossed out with a diagonal line. Below it, the calculation $2^5 = 32$ is written and circled. Above the calculation, the numbers 4, 2, and 6 are written and crossed out with a diagonal line.

Q Consider the following circuit, The flip-flops are positive edge triggered D FFs. Each state is designated as a two-bit string Q_0Q_1 . Let the initial state be 00. The state transition sequence is: **(GATE - 2005) (2 Marks)**


- a)** 00, 11, 01
- b)** 00, 11
- c)** 00, 10, 01, 11
- d)** 00, 11, 01, 10



Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0		
0	1		
1	0		
1	1		

Q Consider the circuit given below with initial state $Q_0 = 1, Q_1 = Q_2 = 0$. The state of the circuit is given by the value $4Q_2 + 2Q_1 + Q_0$, Which one of the following is the correct state sequence of the circuit? **(GATE-2001) (2 Marks)**

(A) 1,3,4,6,7,5,2 (B) 1,2,5,3,7,6,4 (C) 1,2,7,3,5,6,4 (D) 1,6,5,7,2,3,4



Q Consider the circuit given below with initial state $Q_0 = 1, Q_1 = Q_2 = 0$. The state of the circuit is given by the value $4Q_2 + 2Q_1 + Q_0$, Which one of the following is the correct state sequence of the circuit? **(GATE-2001) (2 Marks)**

(A) 1,3,4,6,7,5,2

(B) 1,2,5,3,7,6,4

(C) 1,2,7,3,5,6,4

(D) 1,6,5,7,2,3,4

Present State			Next State		
Q_{2p}	Q_{1p}	Q_{0p}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	1	0

$$Q_{n+1} = P$$



$$Q_{1N} = Q_{1p}$$

$$Q_{n+1} = P$$

$$Q_{1N} = Q_{0p}$$

$$Q_{n+1} = P$$

$$Q_{0N} = Q_{1p} \oplus Q_{0p}$$



Break

Q Design a synchronous counter for sequence: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0$, using T flip flop.

Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0		
0	1		
1	0		
1	1		

Q Example: Design a synchronous counter for sequence: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0$, using D flip flop.

Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0		
0	1		
1	0		
1	1		

Q Design synchronous counter for sequence: $0 \rightarrow 1 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 7 \rightarrow 0$, using T flip-flop.

Present State			Next State		
Q_{2p}	Q_{1p}	Q_{0p}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			




Q Consider the partial implementation of a 2-bit counter using T flip-flops following the sequence 0-2-3-1-0, as shown below **(GATE-2004) (2 Marks)**

To complete the circuit, the input X should be

(A) Q_2' (B) $Q_2 + Q_1$ (C) $(Q_1 \oplus Q_2)'$ (D) $Q_1 \oplus Q_2$

Present State		Next State	
Q_{2p}	Q_{1p}	Q_{2N}	Q_{1N}
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	0

(C) $(Q_1 \oplus Q_2)'$



Q The next state table of a 2-bit saturating up-counter is given below. **(GATE-2017) (2 Marks)**
 The counter is built as synchronous sequential circuit using T flip-flops. The value for T1 and T0 are

Present State		Next State	
Q_{1p}	Q_{0p}	Q_{1N}	Q_{0N}
0	0		
0	1		
1	0		
1	1		

- (A) $T_1 = Q_0Q_1$ $T_0 = Q'_0Q'_1$
- (B) $T_1 = Q'_1Q_0$ $T_0 = Q'_1 + Q'_0$
- (C) $T_1 = Q_1 + Q_0$ $T_0 = Q'_1 + Q'_0$
- (D) $T_1 = Q'_1Q_0$ $T_0 = Q_1 + Q_0$

Q_1	Q_0	Q_1^+	Q_0^+
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	1

- Q** A binary 3-bit down counter uses J-K flip-flops, FF_i with inputs J_i, K_i and outputs Q_i, i = 0, 1, 2 respectively. The minimized expression for the input from following, is **(NET-JAN-2017)**
- I. $J_0 = K_0 = 0$
 - II. $J_0 = K_0 = 1$
 - III. $J_1 = K_1 = Q_0$
 - IV. $J_1 = K_1 = Q_0'$
 - V. $J_2 = K_2 = Q_1 Q_0$
 - VI. $J_2 = K_2 = Q_1' Q_0'$
- (a) I, III, V (b) I, IV, VI (c) II, III, V (d) II, IV, VI

Present State			Next State		
Q_{2p}	Q_{1p}	Q_{0p}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Q A binary 3-bit down counter uses J-K flip-flops, FF_i with inputs J_i, K_i and outputs $Q_i, i = 0, 1, 2$ respectively. The minimized expression for the input from following, is (NET-JAN-2017)

- I. $J_0 = K_0 = 0$ ✗
 - II. $J_0 = K_0 = 1$ ✓
 - III. $J_1 = K_1 = Q_0$ ✗
 - IV. $J_1 = K_1 = Q_0'$ ✓
 - V. $J_2 = K_2 = Q_1 Q_0$
 - VI. $J_2 = K_2 = Q_1' Q_0'$
- (a) I, III, V
(b) I, IV, VI
(c) II, III, V
(d) II, IV, VI

Q_2	Q_1	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

J_1 K_1 J_2 K_2

		00	01	11	10
00	1	d	d	d	1
01	1	d	d	d	0


		00	01	11	10
00					
01					

Present State			Next State		
Q_{2p}	Q_{1p}	Q_{0p}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0	1	1	1
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0


J_2	K_2	J_1	K_1	J_0	K_0
1	d	1	d	1	d
0	d	0	d	d	1
0	d	d	1	1	d
0	d	d	0	d	1
d	1	1	d	1	d
d	0	0	d	d	1
d	0	d	1	1	d
1	0	d	0	1	1

		00	01	11	10
00					
01					

		00	01	11	10
00					
01					



		00	01	11	10
00					
01					



101


Asynchronous counters

SYNCHRONOUS COUNTER	ASYNCHRONOUS COUNTER
In synchronous counter, all flip flops are triggered with same clock simultaneously.	In asynchronous counter, different flip flops are triggered with different clock, not simultaneously.
Synchronous Counter is faster than asynchronous counter in operation. $T_{\text{delay}} = T_{\text{FF}} + T_{\text{CC}}$	Asynchronous Counter is slower than synchronous counter in operation. $T_{\text{delay}} = n \times T_{\text{FF}} + T_{\text{CC}}$
Synchronous Counter is also called Parallel Counter.	Asynchronous Counter is also called Serial Counter.
Synchronous Counter designing as well implementation are complex due to increasing the number of states.	Asynchronous Counter designing as well as implementation is very easy.
Synchronous Counter will operate in any desired count sequence.	Asynchronous Counter will operate only in fixed count sequence (UP/DOWN).
Synchronous Counter examples are: Ring counter, Johnson counter.	Asynchronous Counter examples are: Ripple UP counter, Ripple DOWN counter.
A synchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signals at discrete instants of time.	The behavior of an asynchronous sequential circuit depends upon the input signals at any instant of time and the order in which the inputs change.

Use Referral Code **KGYT for Unacademy Plus to Get minimum 10% Discount**

RIPPLE COUNTERS

1. A binary ripple counter consists of a series connection of complementing flip-flops, with the output of each flip-flop connected to the input of the next higher order flip-flop.
2. The flip-flop holding the least significant bit receives the incoming count pulses.




Q What does the following logic diagram represent? **(NET-JULY-2018)**

(a) Synchronous Counter

(c) Combinational Circuit

(b) Ripple Counter

(d) Mod 2 Counter



Q In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock. **(NET-JULY-2016)**

(a) No change

(b) Set

(c) Reset

(d) Toggle

Q Which of the following is a sequential circuit? **(NET-JULY-2016)**

(a) Multiplexer

(b) Decoder

(c) Counter

(d) Full adder

Use Referral Code KGYT for Unacademy Plus to Get minimum 10% Discount

Q A ripple counter is a (n) : **(NET-AUG-2016)**

(a) Synchronous Counter

(c) Parallel counter

(b) Asynchronous counter

(d) None of the above

Use Referral Code KGYT for Unacademy Plus to Get minimum 10% Discount

Q A binary ripple counter is required to count up to 16383. How many flip- flops are required?
(NET-SEPT-2013)

(A) 16382


(B) 8191

(C) 512

(D) 14

Use Referral Code KGYT for Unacademy Plus to Get minimum 10% Discount

(A) ~~11, 10, 01, 00~~ (B) 10, 11, 01, 00 (C) 10, 00, 01, 11 (D) 11, 10, 00, 01



T.M
L.M
T.M
L.M

$$\mathbb{Q}_{\text{NW}} = \overline{\mathbb{Q}_{\text{op}}}$$

$$\mathbb{Q} \mid N = \overline{\mathbb{Q}} \mid P$$


Q What are the final values of Q_1 and Q_0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below: **(NET-DEC-2013)**

(A) 11


(B) 10

(C) 01


(D) 00



Q What is the counting behavior of the giving counter



Present State			Next State		
Q_{2p}	Q_{1p}	Q_{0p}	Q_{2N}	Q_{1N}	Q_{0N}
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			



Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

Nature of Clock	Nature of Feedback	Nature of counting
+ve	Q_n'	UP Counting
+ve	Q_n	Down Counting
-ve	Q_n	UP Counting
-ve	Q_n'	Down Counting

- **Self-Starting Counter**: - A counter is said to be self-starting if it provides the counting sequence irrespective of initial state.
- **Free running counter**: - a counter is said to be free running If it maintains all possible states in the counting sequence.
- $0 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0$
- $0 \rightarrow 1 \rightarrow 3 \rightarrow 2 \rightarrow 1$
- $0 \rightarrow 3 \rightarrow 0, 1 \rightarrow 2 \rightarrow 3$
- $0 \rightarrow 1 \rightarrow 2 \rightarrow 0, 3 \rightarrow 3$
- $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 2, 7 \rightarrow 6$
- $1 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 2 \rightarrow 1, 7 \rightarrow 6$
- **Conclusion**: - if a counter is free running, it is also self-starting, but vice-versa not required to be true.

$0 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0$ (SS, FR)

$0 \rightarrow 1 \rightarrow 3 \rightarrow 2 \rightarrow 1$ (SS)

$0 \rightarrow 3 \rightarrow 0, 1 \rightarrow 2 \rightarrow 3$ (SS)

$0 \rightarrow 1 \rightarrow 2 \rightarrow 0, 3 \rightarrow 3$


$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 2, 7 \rightarrow 6$ (SS)

$1 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 2 \rightarrow 1, 7 \rightarrow 6$ (SS)

Restricted mod counter

Q Consider a restricted mod counter and find what sequence it is counting?


Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1



Restricted mod counter

Q Consider a restricted mod counter and find what sequence it is counting?

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1



Registers


1. Registers are basically storing devices which are also designed using basic element called flip-flop.
2. D-flip-flop are most popular choice for register because they don't perform any functionality and output is simply based on current input so, they act as a buffer.
3. Apart from storing registers sometimes also be used in performing basic mathematical operation like multiply by 2 by left shift and divide by 2 by right shift.


Shift Register Types & Operations

- There are four different modes in which registers operate.
 1. Serial In-Serial Out (SISO)
 2. Serial In-Parallel Out (SIPO)
 3. Parallel In-Serial Out (PISO)
 4. Parallel In- Parallel Out (PIPO)

Serial In-Serial Out (SISO)

- The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register.
- Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register.







Sequence	Input	Q_2	Q_1	Q_0	Output
		Q	Q	0	0
1	1	1	Q	Q	Q
2	1	1	1	Q	Q
3	0	0	1	1	1
4	Q	Q	0	1	1
5	Q	Q	Q	0	0

- The main use of a SISO is to act as a delay element.
- In SISO registers to provide n bit data serially in it requires n clock pulse and to provide serial output it requires $n - 1$ clock pulses.

Serial-In Parallel-Out shift Register (SIPO)

1. The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.
2. The circuit consists of four D flip-flops which are connected.
3. The output of the first flip flop is connected to the input of the next flip flop and so on.





- They are used in communication lines where demultiplexing of a data line into several parallel lines is required because the main use of the SIPO register is to convert serial data into parallel data.


Use Referral Code **KGYT for Unacademy Plus to Get minimum 10% Discount**


Sequence	I/p	Q ₂	Q ₁	Q ₀	O/p ₁	O/p ₂	O/p ₃
		Q	Q	Q	Q	Q	Q
1	1	1	Q	Q	1	Q	Q
2	1	1	1	Q	1	1	Q
3	0	0	1	1	0	1	1

- In SIPO registers to provide n bit data serially in it requires n clock pulse and to provide parallel output it requires 0 clock pulses.

Parallel-In Serial-Out Shift Register (PISO)

- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.






- The circuit consists of four D flip-flops which are connected.
- The clock input is directly connected to all the flip flops but the input data is connected individually to each flip flop through a multiplexer at the input of every flip flop.
- The output of the previous flip flop and parallel data input are connected to the input of the MUX and the output of MUX is connected to the next flip flop.
- A Parallel in Serial out (PISO) shift register is used to convert parallel data to serial data.

- In PISO register to provide parallel input it requires 1 clock pulse and to provide serial output (n-1) clock.


Sequence	Input	Q_2	Q_1	Q_0	Output
1	1	1	Q	Q	
2	1	1	1	Q	
3	0	0	1	1	
4	Q	Q	0	1	
5	Q	Q	Q	0	

Parallel-In Parallel-Out Shift Register (PIPO)

- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.



- The circuit consists of four D flip-flops which are connected.
- In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required.
- Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.
- A Parallel in Parallel out (PIPO) shift register is used as a temporary storage device and like SISO Shift register it acts as a delay element.
- For parallel input it requires 1 clock pulse and for parallel output it requires 0 clock.




	No of clock (write)	No of clock (Read)	total
SISO	n	$n-1$	$2n-1$
SIPO	n	0	n
PISO	1	$n-1$	n
PIPO	1	0	1

Use Referral Code **KGYT** for Unacademy Plus to Get minimum 10% Discount

Q Consider a 32-bit shift register which uses a clock of 1 GHz. If register is operated in SISO mode, find total time required to perform loading and reading?

- a)** 1 ns **b)** 31 ns **c)** 32 ns **d)** 63 ns

Q Consider the circuit in the diagram. The $\oplus$ operator represents Ex-OR. The D flipflops are initialized to zeroes (cleared). **(GATE-2006) (2 Marks)**



The following data: 100110000 is supplied to the “data” terminal in nine clock cycles. After that the values of $q_2q_1q_0$ are:

(A) 000

(B) 001


(C) 010

(D) 101


Ring Counter/ Straight Ring Counter

4-Bit Ring Counter

- A ring counter is a circular shift register with only one flip-flop being set at any particular time; all others are cleared.
- The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals.
- Output of the last flip-flop is connected to the input of the first flip-flop in case of ring counter.
- ***No. of states in Ring counter = No. of flip-flop used***




- Number of unused states in Ring Counter is $2^n - n$




CLK	Q ₀	Q ₁	Q ₂	Q ₃
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
0	1	0	0	0

Johnson Counter/ twisted ring counter/ switch-tail ring counter/ walking ring counter

- A k -bit ring counter circulates a single bit among the flip-flops to provide k distinguishable states.
- The number of states can be doubled if the shift register is connected as a switch-tail ring counter. A switch-tail ring counter is a circular shift register with the complemented output of the last flip-flop connected to the input of the first flip-flop.





CLK	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
0	0	0	0	0

Q Consider a 4-bit Johnson counter with an initial value of 0000. The counting sequence of this counter is **(GATE-2015) (2 Marks)**

(A) 0, 1, 3, 7, 15, 14, 12, 8, 0


(B) 0, 1, 3, 5, 7, 9, 11, 13, 15, 0

(C) 0, 2, 4, 6, 8, 10, 12, 14, 0

(D) 0, 8, 12, 14, 15, 7, 3, 1, 0

(GATE-2021)

Q.45 Consider a 3-bit counter, designed using T flip-flops, as shown below:



Assuming the initial state of the counter given by PQR as 000. What are the next three states?

(a) 011, 101, 111

(b) 001, 010, 000

(c) 001, 010, 111

(d) 011, 101, 000

Ans. (d)

Date	Day	Subject-1	Topic	Time	Duration	Date	Day	Subject-2	Topic	Time	Duration
27-05-2021	Thursday	TOC	Basics of TOC Part-2	7:00 am to 9:00 am	2	27-05-2021	Thursday	Digital Electronics	Number System Part-2	7:00 pm to 9:00 pm	2
28-05-2021	Friday	TOC	Deterministic Finite Automata Part-1	7:00 am to 9:00 am	2	28-05-2021	Friday	Digital Electronics	Number System Part-3	7:00 pm to 9:00 pm	2
29-05-2021	Saturday					29-05-2021	Saturday				
30-05-2021	Sunday					30-05-2021	Sunday				
31-05-2021	Monday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	31-05-2021	Monday	Digital Electronics	Floating Point Representation	7:00 pm to 9:00 pm	2
					36						42
											78

June						Evening					
Date	Day	Subject-1	Topic	Time	Duration	Date	Day	Subject-2	Topic	Time	Duration
01-06-2021	Tuesday	TOC	Deterministic Finite Automata Part-2	7:00 am to 9:00 am	2	01-06-2021	Tuesday	Digital Electronics	Doubt Clearing Session	7:00 pm to 9:00 pm	2
02-06-2021	Wednesday	TOC	Deterministic Finite Automata Part-3	7:00 am to 9:00 am	2	02-06-2021	Wednesday	CN	Doubt Clearing Session	7:00 am to 9:00 am	2
03-06-2021	Thursday	TOC	Deterministic Finite Automata Part-4	7:00 am to 9:00 am	2	03-06-2021	Thursday	CN	IP addressing and routing and Routing Part-1	7:00 am to 9:00 am	2
04-06-2021	Friday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	04-06-2021	Friday				
05-06-2021	Saturday					05-06-2021	Saturday				
06-06-2021	Sunday					06-06-2021	Sunday				
07-06-2021	Monday	TOC	Non-Deterministic Finite Automata Part-1	7:00 am to 9:00 am	2	07-06-2021	Monday	CN	IP addressing and routing and Routing Part-2	7:00 am to 9:00 am	2
08-06-2021	Tuesday	TOC	Non-Deterministic Finite Automata Part-2	7:00 am to 9:00 am	2	08-06-2021	Tuesday	CN	Transport Layer Part-1	7:00 am to 9:00 am	2
09-06-2021	Wednesday	TOC	Non-Deterministic Finite Automata Part-3	7:00 am to 9:00 am	2	09-06-2021	Wednesday	CN	Doubt Clearing Session	7:00 am to 9:00 am	2
10-06-2021	Thursday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	10-06-2021	Thursday	CN	Transport Layer Part-2	7:00 am to 9:00 am	2
11-06-2021	Friday	TOC	Identification of Regular Language Part-1	7:00 am to 9:00 am	2	11-06-2021	Friday				
12-06-2021	Saturday					12-06-2021	Saturday				
13-06-2021	Sunday					13-06-2021	Sunday				
14-06-2021	Monday	TOC	Identification of Regular Language Part-2	7:00 am to 9:00 am	2	14-06-2021	Monday	CN	Transport Layer Part-3	7:00 am to 9:00 am	2
15-06-2021	Tuesday	TOC	Regular Expression Part-1	7:00 am to 9:00 am	2	15-06-2021	Tuesday	CN	Application Layer	7:00 am to 9:00 am	2
16-06-2021	Wednesday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	16-06-2021	Wednesday	CN	Doubt Clearing Session	7:00 am to 9:00 am	2
17-06-2021	Thursday	TOC	Regular Expression Part-2	7:00 am to 9:00 am	2	17-06-2021	Thursday	CN	Cryptography Part-1	7:00 am to 9:00 am	2
18-06-2021	Friday	TOC	Regular Expression Part-3	7:00 am to 9:00 am	2	18-06-2021	Friday				
19-06-2021	Saturday					19-06-2021	Saturday				
20-06-2021	Sunday					20-06-2021	Sunday				
21-06-2021	Monday	TOC	Regular Grammar	7:00 am to 9:00 am	2	21-06-2021	Monday	CN	Cryptography Part-2	7:00 am to 9:00 am	2
22-06-2021	Tuesday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	22-06-2021	Tuesday	CN	Cryptography Part-3	7:00 am to 9:00 am	2
23-06-2021	Wednesday	TOC	Moore and Mealy Machine	7:00 am to 9:00 am	2	23-06-2021	Wednesday	COA	memory hierarchy	7:00 pm to 9:00 pm	2
24-06-2021	Thursday	TOC	Push Down Automata Part-1	7:00 am to 9:00 am	2	24-06-2021	Thursday	COA	Cache Mapping Part-1	7:00 pm to 9:00 pm	2
25-06-2021	Friday	TOC	Push Down Automata Part-2	7:00 am to 9:00 am	2	25-06-2021	Friday				
26-06-2021	Saturday					26-06-2021	Saturday				
27-06-2021	Sunday					27-06-2021	Sunday				
28-06-2021	Monday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	28-06-2021	Monday	COA	Cache Mapping Part-2	7:00 pm to 9:00 pm	2
29-06-2021	Tuesday	TOC	Context Free Grammar	7:00 am to 9:00 am	2	29-06-2021	Tuesday	COA	Doubt Clearing Session	7:00 pm to 9:00 pm	2
30-06-2021	Wednesday	TOC	Turing Machine Part-1	7:00 am to 9:00 am	2	30-06-2021	Wednesday	COA	Cache Management Part-1	7:00 pm to 9:00 pm	2
					44						36
											80

July						Evening					
Date	Day	Subject-1	Topic	Time	Duration	Date	Day	Subject-2	Topic	Time	Duration
01-07-2021	Thursday	TOC	Turing Machine Part-2	7:00 am to 9:00 am	2	01-07-2021	Thursday	COA	Cache Management Part-2	7:00 pm to 9:00 pm	2
02-07-2021	Friday	TOC	Doubt Clearing Session	7:00 am to 9:00 am	2	02-07-2021	Friday	COA	Input-Output Organization Part-1	7:00 pm to 9:00 pm	2
03-07-2021	Saturday					03-07-2021	Saturday	COA	Doubt Clearing Session	7:00 pm to 9:00 pm	2
04-07-2021	Sunday					04-07-2021	Sunday				

Months Wise Calendar for GATE-2022 (Unacademy Plus) (Sanchit Jain)

Month	Morning Class (7:00am – 9:00am)	Evening Class (7:00pm – 9:00pm)
Feb-2021	1 DS & Programming (15-Feb to 23-Mar) (56 Hours) Algo (24-Mar to 26-April) (38 Hours) CN(29-April to 15-June) (54 Hours) TOC (26-May to 07-July) (58 Hours) Compiler (27-July to 24-Aug) (34 Hours)	DM (22-Feb to 27-Mar) (50 Hours) DBMS (29-Mar to 30-April) (50 Hours) DE (7-May to 1-June) (40 Hours) COA (7-June to 5-July) (38 Hours) OS (6-July to 18-Aug) (58 Hours)
Mar-2021		
Apr-2021		
May-2021		
Jun-2021		
Jul-2021		
Aug-2021		
Sep-2021	2 DM DBMS DE COA OS	DS & Programming Algo CN TOC Compiler
Oct-2021		
Nov-2021		
Dec-2021		
Jan-2022		
Feb-2022		