SIMATS
ENGINEERING

SIMATS
Saveetha Institute of Medical And Technical Sciences
(Declared as Deemed to be University under Section 3 of UGC Act 1956)

Name:S.karnesh

Reg.No:192421200

Course code:CSA1257

Course Name: COMPUTER ARCHITECTURE

MICROPROCESSOR 8085


GNUSim8085 - 8085 Microprocessor Simulator
File Reset Assembler Debug Help
Registers
A 0B
BC 08 00
DE 00 00
HL 00 00
PSW 00 00
PC 42 0C
SP FF FF
Int-Reg 00
Flag
S 0
Z 0
AC 0
P 0
C 0
Decimal - Hex Convertion
Decimal
Hex
0
0
To Hex
To Dec
I/O Ports
0
00
Update Port Value
Memory
0
00
Update Memory
Load me at
1 LDA 2000H
2 MOV B,A
3 LDA 2001H
4 ADD B
5 STA 2002H
6 HLT
7
Data Stack KeyPad Memory I/O Ports
Start 2000h
OK
Address (Hex) Address Data
2000 8192 8
2001 8193 3
2002 8194 11
2003 8195 0
2004 8196 0
2005 8197 0
2006 8198 0
2007 8199 0
2008 8200 0
2009 8201 0
200A 8202 0
200B 8203 0
200C 8204 0
200D 8205 0
Line No Assembler Message
0 Program assembled successfully
Simulator: Idle

1: Add


File Reset Assembler Debug Help
Registers
A 01
BC 02 00
DE 00 00
HL 00 00
PSW 00 00
PC 42 0C
SP FF FF
Int-Reg 00
Flag
S 0
Z 0
AC 0
P 0
C 0
Decimal - Hex Convertion
Decimal
Hex
0
0
To Hex
To Dec
I/O Ports
0
00
Update Port Value
Memory
0
00
Update Memory
Load me at
1 LDA 2000H
2 MOV B,A
3 LDA 2001H
4 SUB B
5 STA 2002H
6 HLT
Data Stack KeyPad Memory I/O Ports
Start 2000h
OK
Address (Hex) Address Data
2000 8192 2
2001 8193 3
2002 8194 1
2003 8195 0
2004 8196 0
2005 8197 0
2006 8198 0
2007 8199 0
2008 8200 0
2009 8201 0
200A 8202 0
200B 8203 0
200C 8204 0
200D 8205 0
Line No Assembler Message
0 Program assembled successfully
Simulator: Idle

2:sub



3:Multiply



4:Divide



5:Swap



6:1s Compliment



7:2s Compliment



8:Odd or Even



9:Positive or Negative