CHAPTER 10

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C

OBJECTIVES

Upon completion of this chapter, you will be able to:

- >> Contrast and compare interrupts versus polling
- >> Explain the purpose of the ISR (interrupt service routine)
- >> List all the major interrupts of the AVR
- >> Explain the purpose of the interrupt vector table
- >> Enable or disable AVR interrupts
- >> Program the AVR timers using interrupts
- >> Describe the external hardware interrupts of the AVR
- >> Define the interrupt priority of the AVR
- >> Program AVR interrupts in C

In this chapter we explore the concept of the interrupt and interrupt programming. In Section 10.1, the basics of AVR interrupts are discussed. In Section 10.2, interrupts belonging to timers are discussed. External hardware interrupts are discussed in Section 10.3. In Section 10.4, we cover interrupt priority. In Section 10.5, we provide AVR interrupt programming examples in C.

SECTION 10.1: AVR INTERRUPTS

In this section, we first examine the difference between polling and interrupt and then describe the various interrupts of the AVR.

Interrupts vs. polling

A single microcontroller can serve several devices. There are two methods by which devices receive service from the microcontroller: interrupts or polling. In the interrupt method, whenever any device needs the microcontroller's service, the device notifies it by sending an interrupt signal. Upon receiving an interrupt signal, the microcontroller stops whatever it is doing and serves the device. The program associated with the interrupt is called the interrupt service routine (ISR) or interrupt handler. In polling, the microcontroller continuously monitors the status of a given device; when the status condition is met, it performs the service. After that, it moves on to monitor the next device until each one is serviced. Although polling can monitor the status of several devices and serve each of them as certain conditions are met, it is not an efficient use of the microcontroller. The advantage of interrupts is that the microcontroller can serve many devices (not all at the same time, of course); each device can get the attention of the microcontroller based on the priority assigned to it. The polling method cannot assign priority because it checks all devices in a round-robin fashion. More importantly, in the interrupt method the microcontroller can also ignore (mask) a device request for service. This also is not possible with the polling method. The most important reason that the interrupt method is preferable is that the polling method wastes much of the microcontroller's time by polling devices that do not need service. So interrupts are used to avoid tying down the microcontroller. For example, in discussing timers in Chapter 9 we used the bit test instruction "SBRS R20, TOV0" and waited until the timer rolled over, and while we were waiting we could not do anything else. That is a waste of microcontroller time that could have been used to perform some useful tasks. In the case of the timer, if we use the interrupt method, the microcontroller can go about doing other tasks, and when the TOV0 flag is raised, the timer will interrupt the microcontroller in whatever it is doing.

Interrupt service routine

For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler. When an interrupt is invoked, the microcontroller runs the interrupt service routine. Generally, in most microprocessors, for every interrupt there is a fixed location in memory that holds the address of its ISR. The group of memory locations set aside to hold the addresses of ISRs is called the *interrupt vector table*, as shown in Table 10-1.

Steps in executing an interrupt

Upon activation of an interrupt, the microcontroller goes through the following steps:

- 1. It finishes the instruction it is currently executing and saves the address of the next instruction (program counter) on the stack.
- 2. It jumps to a fixed location in memory called the *interrupt vector table*. The interrupt vector table directs the microcontroller to the address of the interrupt service routine (ISR).
- 3. The microcontroller starts to execute the interrupt service subroutine until it reaches the last instruction of the subroutine, which is RETI (return from interrupt).
- 4. Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted. First, it gets the program counter (PC) address from the stack by popping the top bytes of the stack into the PC. Then it starts to execute from that address.

Notice from Step 4 the critical role of the stack. For this reason, we must be careful in manipulating the stack contents in the ISR. Specifically, in the ISR, just as in any CALL subroutine, the number of pushes and pops must be equal.

Table 10-1: Interrupt Vector Table for the ATmega32 AVR

Interrupt	ROM Location (Hex)	
Reset	0000	
External Interrupt request 0	0002	
External Interrupt request 1	0004	
External Interrupt request 2	0006	
Time/Counter2 Compare Match	0008	•
Time/Counter2 Overflow	000A	
Time/Counter1 Capture Event	000C	
Time/Counter1 Compare Match A	000E	
Time/Counter1 Compare Match B	0010	_
Time/Counter1 Overflow	0012	
Time/Counter0 Compare Match	0014	_
Time/Counter0 Overflow	0016	
SPI Transfer complete	0018	
USART, Receive complete	001A	
USART, Data Register Empty	001C	
USART, Transmit Complete	001E	
ADC Conversion complete	0020	
EEPROM ready	0022	
Analog Comparator	0024	
Two-wire Serial Interface (I2C)	0026	
Store Program Memory Ready	0028	

Sources of interrupts in the AVR

There are many sources of interrupts in the AVR, depending on which peripheral is incorporated into the chip. The following are some of the most widely used sources of interrupts in the AVR:

- 1. There are at least two interrupts set aside for each of the timers, one for over-flow and another for compare match. See Section 10.2.
- 2. Three interrupts are set aside for external hardware interrupts. Pins PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2) are for the external hardware interrupts INT0, INT1, and INT2, respectively. See Section 10.3.
- 3. Serial communication's USART has three interrupts, one for receive and two interrupts for transmit. See Chapter 11.
- 4. The SPI interrupts. See Chapter 17.
- 5. The ADC (analog-to-digital converter). See Chapter 13.

The AVR has many more interrupts than the list shows. We will cover them throughout the book as we study the peripherals of the AVR. Notice in Table 10-1 that a limited number of bytes is set aside for interrupts. For example, a total of 2 words (4 bytes), from locations 0016 to 0018, are set aside for Timer0 overflow interrupt. Normally, the service routine for an interrupt is too long to fit into the memory space allocated. For that reason, a JMP instruction is placed in the vector table to point to the address of the ISR. In upcoming sections of this chapter, we will see many examples of interrupt programming that clarify these concepts.

From Table 10-1, also notice that only 2 words (4 bytes) of ROM space are assigned to the reset pin. They are ROM address locations 0-1. For this reason, in our program we put the JMP as the first instruction and redirect the processor away from the interrupt vector table, as shown in Figure 10-1. In the next section we will see how this works in the context of some examples.

```
ORG 0 ;wake-up ROM reset location

JMP MAIN ;bypass interrupt vector table

;---- the wake-up program

ORG $100

MAIN: ;enable interrupt flags

....
```

Figure 10-1. Redirecting the AVR from the Interrupt Vector Table at Power-up

Enabling and disabling an interrupt

Upon reset, all interrupts are disabled (masked), meaning that none will be responded to by the microcontroller if they are activated. The interrupts must be enabled (unmasked) by software in order for the microcontroller to respond to them. The D7 bit of the SREG (Status Register) register is responsible for enabling and disabling the interrupts globally. Figure 10-2 shows the SREG register. The I bit makes the job of disabling all the interrupts easy. With a single instruction "CLI" (Clear Interrupt), we can make I = 0 during the operation of a critical task.




Figure 10-2. Bits of Status Register (SREG)

Steps in enabling an interrupt

To enable any one of the interrupts, we take the following steps:

- 1. Bit D7 (I) of the SREG register must be set to HIGH to allow the interrupts to happen. This is done with the "SEI" (Set Interrupt) instruction.
- 2. If I = 1, each interrupt is enabled by setting to HIGH the interrupt enable (IE) flag bit for that interrupt. There are some I/O registers holding the interrupt enable bits. Figure 10-3 shows that the TIMSK register has interrupt enable bits for Timer0, Timer1, and Timer2. As we study each of peripherals throughout the book we will examine the registers holding the interrupt enable bits. It must be noted that if I = 0, no interrupt will be responded to, even if the corresponding interrupt enable bit is high. To understand this important point look at Example 10-1.

Example 10-1

Show the instructions to (a) enable (unmask) the Timer0 overflow interrupt and Timer2 compare match interrupt, and (b) disable (mask) the Timer0 overflow interrupt, then (c) show how to disable (mask) all the interrupts with a single instruction.

Solution:

(c)

```
(a) LDI R20,(1<<TOIE0)|(1<<OCIE2); TOIE0 = 1, OCIE2 = 1
OUT TIMSK,R20; enable Timer0 overflow and Timer2 compare match
SEI; allow interrupts to come in
```

```
(b) IN R20,TIMSK ;R20 = TIMSK
ANDI R20,0xFF^(1<<TOIE0) ;TOIE0 = 0
OUT TIMSK,R20 ;mask (disable) Timer0 interrupt
```


We can perform the above actions with the following instructions, as well:

```
IN R20,TIMSK ;R20 = TIMSK
CBR R20,1<<TOIE0 ;TOIE0 = 0
OUT TIMSK,R20 ;mask (disable) Timer0 interrupt
.
CLI ;mask all interrupts globally</pre>
```

Notice that in part (a) we can use "LDI, 0x81" in place of the following instruction: "LDI R20, (1<<TOIE0) + (1<<OCIE2)"

Review Questions

- 1. Of the interrupt and polling methods, which one avoids tying down the micro-controller?
- 2. Give the name of the interrupts in the TIMSK register.
- 3. Upon power-on reset of the ATmega32, what memory area is assigned to the interrupt vector table? Can the programmer change the memory space assigned to the table?
- 4. What is the content of D7 (I) of the SREG register upon reset, and what does it mean?
- 5. Show the instructions needed to enable the Timer1 compare A match interrupt.
- 6. What address in the interrupt vector table is assigned to the Timer1 overflow and INT0 interrupts?



These bits, along with the I bit, must be set high for an interrupt to be responded to. Upon activation of the interrupt, the I bit is cleared by the AVR itself to make sure another interrupt cannot interrupt the microcontroller while it is servicing the current one. At the end of the ISR, the RETI instruction will make I = 1 to allow another interrupt to come in.

Figure 10-3. TIMSK (Timer Interrupt Mask) Register

SECTION 10.2: PROGRAMMING TIMER INTERRUPTS

In Chapter 9 we discussed how to use Timers 0, 1, and 2 with the polling method. In this section we use interrupts to program the AVR timers. Please review Chapter 9 before you study this section.

Rollover timer flag and interrupt

In Chapter 9 we stated that the timer overflow flag is raised when the timer rolls over. In that chapter, we also showed how to monitor the timer flag with the instruction "SBRS R20, TOV0". In polling TOV0, we have to wait until TOV0 is raised. The problem with this method is that the microcontroller is tied down waiting for TOV0 to be raised, and cannot do anything else. Using interrupts avoids tying down the controller. If the timer interrupt in the interrupt register is enabled, TOV0 is raised whenever the timer rolls over and the microcontroller jumps to the interrupt vector table to service the ISR. In this way, the microcontroller can do other things until it is notified that the timer has rolled over. To use an interrupt in place of polling, first we must enable the interrupt because all the interrupts are masked upon reset. The TOIEx bit enables the interrupt for a given timer. TOIEx bits are held by the TIMSK register as shown in Table 10-2. See Figure 10-4 and Program 10-1.

Table 10-2: Timer Interrupt Flag Bits and Associated Registers

Interrup	t Overflow	Register	Enable Bit	Register	
	Flag Bit				
Timer0	TOV0	TIFR	TOIE0	TIMSK	
Timer1	TOV1	TIFR	TOIE1	TIMSK	-
Timer2	TOV2	TIFR	TOIE2	TIMSK	

Notice the following points about Program 10-1:

- 1. We must avoid using the memory space allocated to the interrupt vector table. Therefore, we place all the initialization codes in memory starting at an address such as \$100. The JMP instruction is the first instruction that the AVR executes when it is awakened at address 0000 upon reset. The JMP instruction at address 0000 redirects the controller away from the interrupt vector table.
- 2. In the MAIN program, we enable (unmask) the Timer0 interrupt with the following instructions:

```
LDI R16,1<<TOV0
OUT TIMSK,R16 ;enable Timer0 overflow interrupt
SEI ;set I (enable interrupts globally)</pre>
```




Figure 10-4. The Role of Timer Overflow Interrupt Enable (TOIE0)

- 3. In the MAIN program, we initialize the Timer0 register and then enter into an infinite loop to keep the CPU busy. The loop could be replaced with a real-world application being executed by the CPU. In this case, the loop gets data from PORTC and sends it to PORTD. While the PORTC data is brought in and issued to PORTD continuously, the TOIE0 flag is raised as soon as Timer0 rolls over, and the microcontroller gets out of the loop and goes to \$0016 to execute the ISR associated with Timer0. At this point, the AVR clears the I bit (D7 of SREG) to indicate that it is currently serving an interrupt and cannot be interrupted again; in other words, no interrupt inside the interrupt. In Section 10.6, we show how to allow an interrupt inside an interrupt.
- 4. The ISR for Timer0 is located starting at memory location \$200 because it is too large to fit into address space \$16-\$18, the address allocated to the Timer0 overflow interrupt in the interrupt vector table.
- 5. RETI must be the last instruction of the ISR. Upon execution of the RETI instruction, the AVR automatically enables the I bit (D7 of the SREG register) to indicate that it can accept new interrupts.
- 6. In the ISR for Timer0, notice that there is no need for clearing the TOV0 flag since the AVR clears the TOV0 flag internally upon jumping to the interrupt vector table.

Program 10-1: For this program, we assume that PORTC is connected to 8 switches and PORTD to 8 LEDs. This program uses Timer0 to generate a square wave on pin PORTB.5, while at the same time data is being transferred from PORTC to PORTD.

```
;Program 10-1
.INCLUDE "M32DEF.INC"
                  ;location for reset
.ORG 0x0
     JMP
            MAIN
                  ;location for TimerO overflow (see Table 10.1)
.ORG 0x16
            TO OV ISR
                              ; jump to ISR for Timer0
      JMP
;-main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI
            R20, HIGH (RAMEND)
            SPH, R20
     OUT
            R20, LOW (RAMEND)
      LDI
                              ;initialize stack
            SPL,R20
      OUT
                              ;PB5 as an output
            DDRB,5
      SBI
      LDI
            R20, (1<<TOIE0)
            TIMSK, R20 ; enable TimerO overflow interrupt
      OUT
                        ;set I (enable interrupts globally)
      SEI
            R20,-32
                        ; timer value for 4 \mus
      LDI
            TCNTO, R20
                        ;load Timer0 with -32
      OUT
            R20.0x01
      LDI
                        ; Normal, internal clock, no prescaler
            TCCR0,R20
      OUT
            R20,0x00
      LDI
            DDRC,R20
                        ; make PORTC input
      TUO
      LDI
            R20,0xFF
            DDRD,R20
                        ; make PORTD output
      OUT
;----- Infinite loop
                        ; read from PORTC
            R20, PINC
HERE: IN
                        ; give it to PORTD
            PORTD, R20
      OUT
                        ; keeping CPU busy waiting for interrupt
      JMP
            HERE
```

```
-----ISR for Timer0 (it is executed every 4 μs)
.ORG 0x200
T0_OV ISR:
     IN
          R16, PORTB ; read PORTB
     LDI
          R17,0x20
                      ;00100000 for toggling PB5
     EOR R16, R17
     OUT PORTB, R16 ; toggle PB5
           R16,-32
                      ;timer value for 4 µs
     LDI
                      ;load Timer0 with -32 (for next round)
           TCNTO,R16
     OUT
     RETI
                      ;return from interrupt
```

See Example 10-2 to understand the difference between RET and RETI.

Example 10-2

What is the difference between the RET and RETI instructions? Explain why we cannot use RET instead of RETI as the last instruction of an ISR.

Solution:

Both perform the same actions of popping off the top bytes of the stack into the program counter, and making the AVR return to where it left off. However, RETI also performs the additional task of setting the I flag, indicating that the servicing of the interrupt is over and the AVR now can accept a new interrupt. If you use RET instead of RETI as the last instruction of the interrupt service routine, you simply block any new interrupt after the first interrupt, because the I would indicate that the interrupt is still being serviced.

See Program 10-2. Program 10-2 uses Timer0 and Timer1 interrupts simultaneously, to generate square waves on pins PB1 and PB7 respectively, while data is being transferred from PORTC to PORTD.

```
;Program 10-2
.INCLUDE "M32DEF.INC"
.ORG 0x0
                       ;location for reset
                       ; bypass interrupt vector table
      JMP
           MAIN
                       ;ISR location for Timer1 overflow
.ORG 0x12
           T1 OV_ISR ;go to an address with more space
      JMP
                        ;ISR location for TimerO overflow
.ORG 0x16
           TO OV ISR ;go to an address with more space
      JMP
; ---- main program for initialization and keeping CPU busy
.ORG
     0x100
MAIN: LDI
          R20, HIGH (RAMEND)
           SPH, R20
      OUT
      LDI
           R20, LOW (RAMEND)
      OUT
           SPL,R20
                             ; initialize stack point
      SBI
           DDRB, 1
                             ;PB1 as an output
      SBI
           DDRB, 7
                              ;PB7 as an output
      LDI
           R20, (1<<TOIE0) | (1<<TOIE1)
      OUT
           TIMSK,R20
                             ;enable TimerO overflow interrupt
      SEI
                             ; set I (enable interrupts globally)
      LDI
           R20,-160
                             ;value for 20 µs
           TCNT0,R20
                              ;load Timer0 with -160
      OUT
           R20.0x01
      LDI
                              ; Normal mode, int clk, no prescaler
      OUT
           TCCR0,R20
           R20, HIGH (-640)
                             ;the high byte
      LDI
            TCNT1H,R20 ;load Timer1 high byte
      OUT
```

```
R20,LOW(-640) ; the low byte
     LDI
           TCNT1L, R20
                       ;load Timer1 low byte
     TUO
           R20,0x00
     LDI
           TCCR1A, R20 ; Normal mode
     TUO
     LDI
           R20,0x01
                       ;internal clk, no prescaler
           TCCR1B, R20
     OUT
           R20,0x00
     LDI
                       ; make PORTC input
     OUT
           DDRC,R20
     LDI
           R20,0xFF
                       ; make PORTD output
     OUT
           DDRD,R20
;---- Infinite loop
           R20, PINC ; read from PORTC
HERE: IN
           PORTD, R20 ; and give it to PORTD
     OUT
                       ; keeping CPU busy waiting for interrupt
     JMP
           HERE
;-----ISR for Timer0 (It comes here after elapse of 20 µs time)
.ORG 0x200
TO OV ISR:
     LDI
           R16,-160
                       ;value for 20 µs
                       ;load Timer0 with -160 (for next round)
           TCNT0,R16
     TUO
      IN
           R16, PORTB
                       ;read PORTB
                       ;00000010 for toggling PB1
           R17.0x02
     LDI
           R16,R17
      EOR
           PORTB, R16
     OUT
                       ;toggle PB1
     RETI
                        ;return from interrupt
;-----ISR for Timer1 (It comes here after elapse of 80 \mus time)
.ORG 0x300
T1_OV_ISR:
      LDI
           R18, HIGH (-640)
                       ;load Timerl high byte
      OUT
            TCNT1H,R18
      LDI
           R18,LOW(-640)
           TCNT1L,R18 ; load Timer1 low byte (for next round)
      OUT
      IN
            R18, PORTB ; read PORTB
            R19,0x80
      LDI
                        ;10000000 for toggling PB7
      EOR
            R18,R19
      OUT
            PORTB, R18
                        ;toggle PB7
      RETI
                        ;return from interrupt
```

Notice that the addresses \$0100, \$0200, and \$0300 that we used in Program 10-2 are all arbitrary and can be changed to any addresses we want. The only addresses that we cannot change are the reset location of 0000, the Timer0 overflow address of \$0016, and the Timer1 overflow address of \$0012 in the interrupt vector table because they were fixed at the time of the ATmega32 design.

Program 10-3 has two interrupts: (1) PORTA counts up every time Timer1 overflows. It overflows once per second. (2) A pulse is fed into Timer0, where Timer0 is used as counter and counts up. Whenever the counter reaches 200, it will toggle the pin PORTB.6.

```
;Program 10-3
.INCLUDE "M32DEF.INC"
.ORG
     0 \times 0
                         ;location for reset
                         ; bypass interrupt vector table
      JMP
            MAIN
                         ;ISR location for Timer1 overflow
     0x12
.ORG
            T1 OV ISR
                         ; go to an address with more space
      JMP
                         ; ISR location for TimerO overflow
.ORG
      0x16
                         ; go to an address with more space
      JMP
            T0_OV_ISR
```

```
:---main program for initialization and keeping CPU busy
.ORG 0x40
MAIN: LDI
          R20, HIGH (RAMEND)
     OUT SPH, R20
     LDI R20, LOW (RAMEND)
     OUT SPL, R20
                       ;initialize SP
     LDI
         R18,0
                       ;R18 = 0
         PORTA, R18; PORTA = 0
     OUT
     LDI R20,0
     OUT DDRC, R20
                      ; PORTC as input
     LDI R20,0xFF
         DDRA,R20 ; PORTA as output DDRD,R20 ; PORTD as output
     OUT DDRA, R20
     OUT
      SBI
         DDRB,6
                      ;PB6 as an output
      SBI PORTB, 0
                       ;activate pull-up of PB0
      LDI
         R20,0x06
      OUT
           TCCR0,R20 ; Normal, T0 pin falling edge, no scale
      LDI R16,-200
      OUT TCNTO,R16 ;load TimerO with -200
      LDI R19, HIGH (-31250) ; timer value for 1 second
      OUT TCNT1H,R19 ; load Timer1 high byte
           R19, LOW (-31250)
      LDI
      OUT TCNT1L,R19 ; load Timer1 low byte
      LDI R20,0
      OUT
           TCCR1A, R20 ; Timer1 Normal mode
      LDI R20,0x04
      OUT TCCR1B, R20 ; int clk, prescale 1:256
      LDI R20, (1<<TOIE0) | (1<<TOIE1)
      OUT TIMSK, R20 ; enable Timer0 & Timer1 overflow ints
                        ;set I (enable interrupts globally)
      SEI
;---- Infinite loop
HERE: IN R20,PINC ; read from PORTC
OUT PORTD,R20 ; and send it to PORTD
      JMP HERE ; waiting for interrupt
;-----ISR for Timer0 to toggle after 200 clocks
.ORG 0x200
TO OV ISR:
           R16, PORTB ; read PORTB
      IN
      LDI R17,0x40 ;0100 0000 for toggling PB7
      EOR R16,R17
      OUT PORTB, R16 ; toggle PB6
      LDI R16,-200 ;setup for next round OUT TCNTO,R16 ;load TimerO with -200
      OUT
                       ;load Timer0 with -200 for next round
                       ;return from interrupt
      RETI
;-----ISR for Timer1 (It comes here after elapse of 1s time)
.ORG 0x300
T1 OV ISR:
                        ;increment upon overflow
      INC
            R18
                      display it on PORTA;
      OUT
           PORTA, R18
      LDI R19, HIGH (-31250)
      OUT
            TCNT1H,R19 ;load Timer1 high byte
      LDI R19, LOW (-31250)
      OUT TCNT1L,R19 ; load Timer1 low byte (for next round)
                        ;return from interrupt
      RETI
```

Compare match timer flag and interrupt

Sometimes a task should be done periodically, as in the previous examples. The programs can be written using the CTC mode and compare match (OCF) flag. To do so, we load the OCR register with the proper value and initialize the timer to the CTC mode. When the content of TCNT matches with OCR, the OCF flag is set, which causes the compare match interrupt to occur.




Figure 10-5. CTC Mode

Example 10-3

Using Timer0, write a program that toggles pin PORTB.5 every 40 μ s, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 1 MHz.

```
1/1 MHz = 1 \mus and 40 \mus/1 \mus = 40. That means we must have OCR0 = 40 - 1 = 39
```

```
.INCLUDE "M32DEF.INC"
.ORG
            ;location for reset
      0x0
      JMP
            MAIN
            ;ISR location for TimerO compare match
.ORG
      0x14
      JMP
            TO CM ISR
; main program for initialization and keeping CPU busy
.ORG
      0x100
MAIN: LDI
            R20, HIGH (RAMEND)
      OUT
            SPH,R20
      LDI
            R20, LOW (RAMEND)
      OUT
            SPL,R20
                         ;set up stack
            DDRB,5
                         ;PB5 as an output
      SBI
            R20, (1<<OCIE0)
      LDI
                         ;enable Timer0 compare match interrupt
            TIMSK, R20
      OUT
                         ;set I (enable interrupts globally)
      SEI
            R20,39
      LDI
                         ;load Timer0 with 39
            OCRO,R20
      OUT
            R20,0x09
      LDI
                         ;start TimerO, CTC mode, int clk, no prescaler
      OUT
            TCCR0,R20
      LDI
            R20,0x00
            DDRC,R20
                         ; make PORTC input
      TUO
            R20,0xFF
      LDI
      OUT
            DDRD, R20
                         ; make PORTD output
           ----- Infinite loop
            R20, PINC
                         ;read from PORTC
HERE: IN
                         ; and send it to PORTD
      OUT
            PORTD, R20
                         ; keeping CPU busy waiting for interrupt
      JMP
            HERE
          -----ISR for Timer0 (it is executed every 40 μs)
TO CM ISR:
                         ; read PORTB
      ΙN
            R16, PORTB
            R17,0x20
                         ;00100000 for toggling PB5
      LDI
            R16,R17
      EOR
      OUT
            PORTB, R16
                         ;toggle PB5
                         ;return from interrupt
      RETI
```

Because the timer is in the CTC mode, the timer will be loaded with zero as well. So, the compare match interrupt occurs periodically. See Figure 10-5 and Examples 10-3 and 10-4. Notice that the AVR chip clears the OCF flag upon jumping to the interrupt vector table.

Example 10-4

Using Timer1, write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 8 MHz.

Solution:

For prescaler = 1024 we have T_{Clock} = (1 / 8 MHz) × 1024 = 128 μ s and 1 s/128 μ s = 7812. That means we must have OCR1A = 7811 = 0x1E83

```
.INCLUDE "M32DEF.INC"
.ORG
     0x0
           :location for reset
      JMP
           MAIN
.ORG 0x14
           ;location for Timer1 compare match
           T1_CM_ISR
      JMP
;-----main program for initialization and keeping CPU busy
MAIN: LDI
           R20, HIGH (RAMEND)
      TUO
           SPH,R20
           R20, LOW (RAMEND)
      LDI
      OUT
           SPL,R20
                        ; set up stack
           DDRB,5
                        ;PB5 as an output
      SBI
      LDI
           R20, (1<<OCIE1A)
                        ; enable Timer1 compare match interrupt
      OUT
           TIMSK, R20
                        ;set I (enable interrupts globally)
      SEI
      LDI
           R20,0x00
      OUT
           TCCR1A, R20
      LDI
           R20,0xD
      OUT
           TCCR1B, R20
                             ;prescaler 1:1024, CTC mode
           R20, HIGH (7811)
                              ;the high byte
      LDI
                             ; Temp = 0x1E (high byte of 7811)
      OUT OCR1AH, R20
      LDI
          R20,LOW(7811)
                             ;the low byte
      OUT
           OCR1AL, R20
                              ; OCR1A = 7811
      LDI
           R20,0x00
            DDRC,R20
                              ;make PORTC input
      OUT
      LDI
           R20,0xFF
      OUT
            DDRD, R20
                              ;make PORTD output
;----- Infinite loop
            R20, PINC
                        ; read from PORTC
HERE: IN
            PORTD, R20
                        ; PORTD = R20
      OUT
                        ; keeping CPU busy waiting for interrupt
      JMP
            HERE
;---ISR for Timer1 (It comes here after elapse of 1 second time)
T1 CM ISR:
      IN
            R16, PORTB
                        ;00100000 for toggling PB5
            R17,0x20
      LDI
      EOR
            R16,R17
      OUT
            PORTB, R16
                        ;toggle PB5
                        ;return from interrupt
      RETI
```

Review Questions

- 1. True or false. There is a single interrupt in the interrupt vector table assigned to both Timer0 and Timer1.
- 2. What address in the interrupt vector table is assigned to Timer0 overflow?
- 3. Which register does TOIE1 belong to? Show how it is enabled.
- 4. Assume that Timer0 is programmed in Normal mode, TCNT0 = 0xF1, and the TOIE0 bit is enabled. Explain how the interrupt for the timer works.
- 5. True or false. The last two instructions of the ISR for Timer0 are:

```
OUT TIFR, 1<<TOV0 ;clear TOV0 flag RETI
```

- 6. Assume that Timer0 is programmed in CTC mode, OCR0 = 0x21, and the compare match interrupt is enabled. Explain how the interrupt for the timer works.
- 7. In the previous problem, assume XTAL = 8 MHz, and the timer is in no prescaler mode. How often is the ISR executed?

SECTION 10.3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

The number of external hardware interrupt interrupts varies in different AVRs. The ATmega32 has three external hardware interrupts: pins PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2), designated as INT0, INT1, and INT2, respectively. Upon activation of these pins, the AVR is interrupted in whatever it is doing and jumps to the vector table to perform the interrupt service routine. In this section we study these three external hardware interrupts of the AVR with some examples in Assembly language.

External interrupts INT0, INT1, and INT2

There are three external hardware interrupts in the ATmega32: INT0, INT1, and INT2. They are located on pins PD2, PD3, and PB2, respectively. As we saw in Table 10-1, the interrupt vector table locations \$2, \$4, and \$6 are set aside for INT0, INT1, and INT2, respectively. The hardware interrupts must be enabled before they can take effect. This is done using the INTx bit located in the GICR register. See Figure 10-6. For example, the following instructions enable INT0:

```
LDI R20,0x40
OUT GICR,R20
```

The INT0 is a low-level-triggered interrupt by default, which means, when a low signal is applied to pin PD2 (PORTD.2), the controller will be interrupted and jump to location \$0002 in the vector table to service the ISR.

Study Example 10-5 to gain insight into external hardware interrupts. In this program, the microcontroller is looping continuously in the HERE loop. Whenever the switch on INT0 (pin PD2) is activated, the microcontroller gets out of the loop and jumps to vector location \$0002. The ISR for INT0 toggles the PC0. If, by the time it executes the RETI instruction, the INT0 pin is still low, the microcontroller initiates the interrupt again. Therefore, if we want the ISR to be executed once, the

INTO pin must be brought back to high before RETI is executed, or we should make the interrupt edge-triggered, as discussed next.





Figure 10-6. GICR (General Interrupt Control Register) Register



D7							D0
SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00

ISC01, ISC00 (Interrupt Sense Control bits) These bits define the level or edge on the external INT0 pin that activates the interrupt, as shown in the following table:

ISC01	ISC00	ed. Explain	Description Ministral
0	0		The low level of INT0 generates an interrupt request.
0	1	71.	Any logical change on INT0 generates an interrupt request.
1	0	7	The falling edge of INT0 generates an interrupt request.
1	1	T_F	The rising edge of INT0 generates an interrupt request.

ISC11, ISC10 These bits define the level or edge that activates the INT1 pin.

ISC11	ISC10	Register	Description Description
0	0		The low level of INT1 generates an interrupt request.
0	1	工工	Any logical change on INT1 generates an interrupt request.
1	0	7	The falling edge of INT1 generates an interrupt request.
1	1	工工	The rising edge of INT1 generates an interrupt request.

Figure 10-7. MCUCR (MCU Control Register) Register

Edge-triggered vs. level-triggered interrupts

There are two types of activation for the external hardware interrupts: (1) level triggered, and (2) edge triggered. INT2 is only edge triggered, while INT0 and INT1 can be level or edge triggered.

As stated before, upon reset INT0 and INT1 are low-level-triggered interrupts. The bits of the MCUCR register indicate the trigger options of INT0 and INT1, as shown in Figure 10-7.




Figure 10-8. MCUCSR (MCU Control and Status Register) Register

The ISC2 bit of the MCUCSR register defines whether INT2 activates in the falling edge or the rising edge (see Figure 10-8). Upon reset ISC2 is 0, meaning that the external hardware interrupt of INT2 is falling edge triggered. See Examples 10-6 and 10-7.

Example 10-6

Show the instructions to (a) make INT0 falling edge triggered, (b) make INT1 triggered on any change, and (c) make INT2 rising edge triggered.

Solution:

```
(a) LDI R20,0x02
OUT MCUCR,R20

(b) LDI R20,1<<ISC10 ;R20 = 0x04
OUT MCUCR,R20

(c) LDI R20,1<<ISC2 ;R20 = 0x40
OUT MCUCSR,R20
```

Example 10-7

Rewrite Example 10-5, so that whenever INT0 goes low, it toggles PORTC.3 only once.

```
.INCLUDE "M32DEF.INC"
                              ;location for reset
.ORG 0
      JMP
           MAIN
                              ;location for external interrupt 0
.ORG 0x02
      JMP EX0 ISR
            R20, HIGH (RAMEND)
MAIN: LDI
            SPH,R20
      OUT
      LDI
            R20, LOW (RAMEND)
            SPL,R20
                              ;initialize stack
      OUT
                              ;make INTO falling edge triggered
            R20,0x2
      LDI
            MCUCR,R20
      OUT
                              ; PORTC.3 = output
      SBI
            DDRC, 3
                              ;pull-up activated
      SBI
            PORTD, 2
            R20,1<<INT0
                              ;enable INTO
      LDI
            GICR, R20
      OUT
                              ;enable interrupts
      SEI
HERE: JMP
            HERE
EX0 ISR:
            R21, PORTC
      IN
                             ;00001000 for toggling PC3
      LDI
            R22,0x08
            R21,R22
      EOR
            PORTC, R21
      OUT
      RETI
```

In Example 10-7, notice that the only difference between it and the program in Example 10-5 is in the following instructions:

```
LDI R20,0x2 ; make INTO falling edge triggered OUT MCUCR,R20
```

which makes INT0 an edge-triggered interrupt. When the falling edge of the signal is applied to pin INT0, PORTC.3 will toggle. To toggle the LED again, another high-to-low pulse must be applied to INT0. This is the opposite of Example 10-5. In Example 10-5, due to the level-triggered nature of the interrupt, as long as INT0 is kept at a low level, PORTC.3 toggles. But in this example, to turn on PORTC.3 again, the INT0 pulse must be brought back high and then low to create a falling edge to activate the interrupt.

Sampling the edge-triggered and level-triggered interrupts

Examine Figure 10-9. The edge interrupt (the falling edge, the rising edge, or the change level) is latched by the AVR and is held by the INTFx bits of the GIFR register. This means that when an external interrupt is in an edge-triggered mode (falling edge, rising edge, or change level), upon triggering an interrupt request, the related INTFx flag becomes set. If the interrupt is active (the INTx bit is set and the I-bit in SREG is one), the AVR will jump to the corresponding interrupt vector location and the INTFx flag will be cleared automatically, otherwise,

					טכו	
INTF1 INTF	0 INTF2 -	-	-	-	-	

Figure 10-9. GIFR (General Interrupt Flag Register) Register

the flag remains set. The flag can be cleared by writing a one to it. For example, the INTF1 flag can be cleared using the following instructions:

```
LDI R20, (1 << INTF1) ; R20 = 0 \times 80
OUT GIFR, R20 ; clear the INTF1 flag
```

Notice that in edge-triggered interrupts (falling edge, rising edge, and change level interrupts), the pulse must last at least 1 instruction cycle to ensure that the transition is seen by the microcontroller. This means that pulses shorter than 1 machine cycle are not guaranteed to generate an interrupt.

When an external interrupt is in level-triggered mode, the interrupt is not latched, meaning that the INTFx flag remains unchanged when an interrupt occurs, and the state of the pin is read directly. As a result, when an interrupt is in level-triggered mode, the pin must be held low for a minimum time of 5 machine cycles to be recognized.

Review Questions

1. True or false. Upon reset, the external hardware interrupts INT0-INT2 are edge triggered.

- 2. For ATmega32, what pins are assigned to INT0-INT2?
- 3. Show how to enable the INT1 interrupt.
- 4. Assume that the external hardware interrupt INT0 is enabled, and is set to the low-edge trigger. Explain how this interrupt works when it is activated.
- 5. True or false. Upon reset, the INT2 interrupt is falling edge triggered.
- 6. Assume that INT0 is falling edge triggered. How do we make sure that a single interrupt is not recognized as multiple interrupts?
- 7. Using polling and INT0, write a program that upon falling edges toggles PORTC.3. Compare it with Example 10-7; which program is better?

SECTION 10.4: INTERRUPT PRIORITY IN THE AVR

The next topic that we must deal with is what happens when two interrupts are activated at the same time. Which of these two interrupts is responded to first?

Interrupt priority

If two interrupts are activated at the same time, the interrupt with the higher priority is served first. The priority of each interrupt is related to the address of that interrupt in the interrupt vector. The interrupt that has a lower address, has a higher priority. See Table 10-1. For example, the address of external interrupt 0 is 2, while the address of external interrupt 2 is 6; thus, external interrupt 0 has a higher priority, and if both of these interrupts are activated at the same time, external interrupt 0 is served first.

Interrupt inside an interrupt

What happens if the AVR is executing an ISR belonging to an interrupt and another interrupt is activated? When the AVR begins to execute an ISR, it disables the I bit of the SREG register, causing all the interrupts to be disabled, and no other interrupt occurs while serving the interrupt. When the RETI instruction is executed, the AVR enables the I bit, causing the other interrupts to be served. If you want another interrupt (with any priority) to be served while the current interrupt is being served you can set the I bit using the SEI instruction. But do it with care. For example, in a low-level-triggered external interrupt, enabling the I bit while the pin is still active will cause the ISR to be reentered infinitely, causing the stack to overflow with unpredictable consequences.

Context saving in task switching

In multitasking systems, such as multitasking real-time operating systems (RTOS), the CPU serves one task (job or process) at a time and then moves to the next one. In simple systems, the tasks can be organized as the interrupt service routine. For example, in Example 10-3, the program does two different tasks:

- (1) copying the contents of PORTC to PORTD,
- (2) toggling PORTC.2 every 5 μs

While writing a program for a multitasking system, we should manage the resources carefully so that the tasks do not conflict with each other. For example, consider a system that should perform the following tasks: (1) increasing the con-

tents of PORTC continuously, and (2) increasing the content of PORTD once every 5 µs. Read the following program. Does it work?

```
;Program 10-4
.INCLUDE "M32DEF.INC"
.ORG 0x0 ;location for reset
     JMP
           MAIN
.ORG 0x14 ;location for Timer0 compare match
     JMP
           TO CM ISR
;-main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI R20, HIGH (RAMEND)
     OUT
           SPH,R20
     LDI R20, LOW (RAMEND)
     OUT SPL,R20 ; set up stack
     SBI DDRB,5
                       ;PB5 as an output
     LDI R20, (1<<OCIE0)
     OUT TIMSK, R20 ; enable TimerO compare match interrupt
                       ; set I (enable interrupts globally)
     SEI
     LDI R20,160
     OUT OCRO, R20
                      ;load Timer0 with 160
           R20.0x09
     LDI
     OUT TCCR0,R20
                       ;CTC mode, int clk, no prescaler
     LDI R20,0xFF
     OUT DDRC,R20 ;make PORTC output
OUT DDRD,R20 ;make PORTD output
           R20, 0
     LDI
HERE: OUT PORTC, R20
                      ; PORTC = R20
     INC
           R20
     JMP
           HERE
                      ; keeping CPU busy waiting for interrupt
;-----ISR for Timer0
TO CM ISR:
     ΙN
          R20, PIND
     INC
           R20
     OUT
           PORTD, R20; PORTD = R20
     RETI
                       ;return from interrupt
```

The tasks do not work properly, since they have resource conflict and they interfere with each other. R20 is used and changed by both tasks, which causes the program not to work properly. For example, consider the following scenario: The content of R20 increases in the main program, at first becoming 0, then 1, and so on. When the timer interrupt occurs, R20 is 95, and PORTC is 95 as well. In the ISR, the R20 is loaded with the content of PORTD, which is 0. So, when it goes back to the main program, the content of R20 is 1 and PORTC will be loaded by 2. But if the program worked properly, PORTC would be loaded with 96.

We can solve such problems in the following two ways:

(1) Using different registers for different tasks. In the program discussed above, if we use different registers in the main program and in the ISR, the program will work properly.

```
;location for TimerO compare match
.ORG 0x14
           TO CM ISR
     JMP
;-----main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI R20, HIGH (RAMEND)
     OUT SPH, R20
           R20, LOW (RAMEND)
     LDI
     OUT SPL, R20 ; set up stack
     SBI
          DDRB,5 ;PB5 as an output
           R20, (1<<OCIE0)
     LDI
          TIMSK, R20 ; enable Timer0 compare match interrupt
     OUT
                      ; set I (enable interrupts globally)
     SEI
          R20,160
     LDI
                      ;load Timer0 with 160
     OUT
           OCRO,R20
          R20,0x09
     LDI
     OUT TCCR0, R20 ; start timer, CTC mode, int clk, no prescaler
     LDI R20,0xFF
     OUT DDRC,R20 ;make PORTC output
OUT DDRD,R20 ;make PORTD output
     LDI
           R20, 0
           PORTC, R20 ; PORTC = R20
HERE: OUT
     INC
           R20
                  ; keeping CPU busy waiting for int.
     JMP
           HERE
;----ISR for Timer0
TO CM ISR:
      IN
           R21, PIND
      INC
          R21
     OUT
           PORTD, R21 ; toggle PB5
     RETI
                       ;return from interrupt
```

(2) Context saving. In big programs we might not have enough registers to use separate registers for different tasks. In these cases, we can save the contents of registers on the stack before execution of each task, and reload the registers at the end of the task. This saving of the CPU contents before switching to a new task is called *context saving* (or *context switching*). See the following program:

```
;Program 10-6
.INCLUDE "M32DEF.INC"
.ORG 0x0 ;location for reset
     JMP MAIN
.ORG 0x14 ;location for Timer0 compare match
     JMP TO CM ISR
;main program for initialization and keeping CPU busy
.ORG 0x100
MAIN: LDI R20, HIGH (RAMEND)
     OUT SPH, R20
     LDI R20, LOW (RAMEND)
     OUT SPL, R20 ; set up stack
     SBI DDRB, 5 ; PB5 as an output
     LDI R20, (1<<OCIEO)
          TIMSK, R20 ; enable TimerO compare match interrupt
     OUT
                       ;set I (enable interrupts globally)
     SEI
     LDI R20,160
         OCR0,R20 ;load Timer0 with 160
     OUT
     LDI R20,0\times09
```

```
OUT
           TCCR0,R20
                       ;CTC mode, int clk, no prescaler
     LDI
           R20,0xFF
           DDRC,R20 ;make PORTC output
DDRD,R20 ;make PORTD output
     OUT
     OUT
           R20, 0
     LDI
HERE: OUT PORTC, R20
                       ; PORTC = R20
     TNC
           R20
                       ; keeping CPU busy waiting for interrupt
     JMP
           HERE
;-----ISR for Timer0
TO CM ISR:
      PUSH R20
                       ;save R20 on stack
     IN
           R20, PIND
     INC
           R20
           PORTD, R20 ; toggle PB5
     OUT
           R20
     POP
                       ;restore value for R20
     RETI
                       ;return from interrupt
```

Notice that using the stack as a place to save the CPU's contents is tedious, time consuming, and slow. So, we might want to use the first solution, whenever we have enough registers.

Saving flags of the SREG register

The flags of SREG are important especially when there are conditional jumps in our program. We should save the SREG register if the flags are changed in a task. See Figure 10-10.

Interrupt latency

The time from the moment an interrupt is activated to the moment the CPU starts to execute the task is called the *interrupt latency*. This latency is 4 machine cycle times. During this time the PC register is pushed on the stack and the I bit of the SREG register clears, causing all the interrupts to be disabled. The duration of an interrupt latency can be affected by the type of instruction that the CPU is executing when the interrupt comes in, since the CPU finishes the execution of the current instruction before it serves the interrupt. It takes slightly longer in cases where the instruction being executed lasts for two (or more) machine cycles (e.g., MUL) compared to the instructions that last for only one instruction cycle (e.g., ADD). See the AVR datasheet for the timing.

```
Sample_ISR:

PUSH R20
IN R20,SREG
PUSH R20
...
POP R20
OUT SREG,R20
POP R20
RETI
```

Figure 10-10. Saving the SREG Register

Review Questions

- 1. True or false. In ATmega32, if the Timer1 and Timer0 interrupts are activated at the same time, the Timer0 interrupt is served first.
- 2. What happens if two interrupts are activated at the same time?
- 3. What happens if an interrupt is activated while the CPU is serving another interrupt?
- 4. What is context saving?

SECTION 10.5: INTERRUPT PROGRAMMING IN C

So far all the programs in this chapter have been written in Assembly. In this section we show how to program the AVR's interrupts in WinAVR C language.

In C language there is no instruction to manage the interrupts. So, in WinAVR the following have been added to manage the interrupts:

- Interrupt include file: We should include the interrupt header file if we want to use interrupts in our program. Use the following instruction: #include <avr\interrupt.h>
- 2. cli() and sei(): In Assembly, the CLI and SEI instructions clear and set the I bit of the SREG register, respectively. In WinAVR, the cli() and sei() macros do the same tasks.

Table 10-3: Interrupt Vector Name for the ATmega32/ATmega16 in WinAVR

Interrupt	Vector Name in WinAVR
External Interrupt request 0	INT0_vect
External Interrupt request 1	INT1_vect
External Interrupt request 2	INT2_vect
Time/Counter2 Compare Match	TIMER2_COMP_vect
Time/Counter2 Overflow	TIMER2_OVF_vect
Time/Counter1 Capture Event	TIMER1_CAPT_vect
Time/Counter1 Compare Match A	TIMER1_COMPA_vect
Time/Counter1 Compare Match B	TIMER1_COMPB_vect
Time/Counter1 Overflow	TIMER1_OVF_vect
Time/Counter0 Compare Match	TIMER0_COMP_vect
Time/Counter0 Overflow	TIMER0_OVF_vect
SPI Transfer complete	SPI_STC_vect
USART, Receive complete	USART0_RX_vect
USART, Data Register Empty	USART0_UDRE_vect
USART, Transmit Complete	USART0_TX_vect
ADC Conversion complete	ADC_vect
EEPROM ready	EE_RDY_vect
Analog Comparator	ANALOG_COMP_vect
Two-wire Serial Interface	TWI_vect
Store Program Memory Ready	SPM_RDY_vect

3. **Defining ISR**: To write an ISR (interrupt service routine) for an interrupt we use the following structure:

```
ISR(interrupt vector name)
{
     //our program
}
```

For the *interrupt vector name* we must use the ISR names in Table 10-3. For example, the following ISR serves the Timer0 compare match interrupt:

```
ISR (TIMERO_COMP_vect)
{
}
```

See Example 10-8.

Example 10-8 (C version of Program 10-1)

Using Timer0 generate a square wave on pin PORTB.5, while at the same time transferring data from PORTC to PORTD.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
     DDRB \mid = 0x20;
                             //DDRB.5 = output
                             //timer value for 4 \mus
     TCNT0 = -32;
                             //Normal mode, int clk, no prescaler
     TCCR0 = 0x01;
     TIMSK = (1<<TOIE0);  //enable Timer0 overflow interrupt</pre>
                             //enable interrupts
     sei ();
     DDRC = 0x00;
                             //make PORTC input
     DDRD = 0xFF;
                             //make PORTD output
                             //wait here
     while (1)
           PORTD = PINC;
ISR (TIMERO OVF vect)
                             //ISR for Timer0 overflow
     TCNT0 = -32;
                             //toggle PORTB.5
     PORTB ^= 0x20;
```

Context saving

The C compiler automatically adds instructions to the beginning of the ISRs, which save the contents of all of the general purpose registers and the SREG register on the stack. Some instructions are also added to the end of the ISRs to reload the registers. See Examples 10-9 through 10-13.

Example 10-9 (C version of Program 10-2)

Using Timer0 and Timer1 interrupts, generate square waves on pins PB1 and PB7 respectively, while transferring data from PORTC to PORTD.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ( )
                          //make DDRB.1 and DDRB.7 output
      DDRB |= 0x82;
      DDRC = 0 \times 00;
                             //make PORTC input
                              //make PORTD output
      DDRD = 0xFF;
      TCNT0 = -160;
                             //Normal mode, int clk, no prescaler
      TCCR0 = 0x01;
      TCNT1H = (-640) >> 8; //the high byte
TCNT1L = (-640); //the low byte
      TCCR1A = 0x00;
      TCCR1B = 0x01;
      TIMSK = (1 << TOIE0) | (1 << TOIE1); //enable Timers 0 and 1 int.
                                      //enable interrupts
      sei ();
                               //wait here
      while (1)
            PORTD = PINC;
                              //ISR for Timer0 overflow
ISR (TIMERO OVF vect)
      TCNT0 = -160;
                              //TCNT0 = -160 (reload for next round)
                              //toggle PORTB.1
      PORTB ^= 0x02;
}
ISR (TIMER1_OVF_vect) //ISR for Timer0 overflow
      TCNT1H = (-640) >> 8;
                              //TCNT1 = -640 (reload for next round)
      TCNT1L = (-640);
      PORTB ^= 0x80;
                              //toggle PORTB.7
}
Note: We can use "TCNT1 = -640;" in place of the following instructions:
      TCNT1H = (-640) >> 8;
      TCNT1L = (-640);
```

Example 10-10 (C version of Program 10-3)

Using Timer0 and Timer1 interrupts, write a program in which:

- (a) PORTA counts up everytime Timer1 overflows. It overflows once per second.
- (b) A pulse is fed into Timer0 where Timer0 is used as counter and counts up. Whenever the counter reaches 200, it will toggle the pin PORTB.6.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
     TCNT0 = -200; //load Timer0 with -200

TCCR0 = 0x06; //Normal mode, falling edge, no prescaler
     TCNT1H = (-31250) >> 8; //the high byte
     TCNT1L = (-31250) \&0xFF; //overflow after 31250 clocks
     TCCR1A = 0x00; //Normal mode

TCCR1B = 0x04; //internal clock, prescaler 1:256
     TIMSK = (1 << TOIE0) | (1 << TOIE1); //enable Timers 0 & 1 int.
                                    //enable interrupts
      sei ();
     DDRC = 0x00; //make PORTC input
                            //make PORTD output
      DDRD = 0xFF;
                            //wait here
      while (1)
           PORTD = PINC;
                            //ISR for TimerO overflow
ISR (TIMERO_OVF_vect)
                            //TCNT0 = -200
      TCNT0 = -200;
      PORTB ^= 0x40;
                            //toggle PORTB.6
ISR (TIMER1 OVF_vect) //ISR for Timer1 overflow
      TCNT1H = (-31250) >> 8; //the high byte
      TCNT1L = (-31250) &0xFF; //overflow after 31250 clocks
                            //increment PORTA
      PORTA ++;
```

Example 10-11 (C version of Example 10-4)

Using Timer1, write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 8 MHz.

```
#include "avr/io.h"
#include "avr/interrupt.h"
int main ()
     DDRB |= 0x20; //make DDRB.5 output
     OCR0 = 40;
                            //CTC mode, internal clk, no prescaler
     TCCR0 = 0x09;
     TIMSK = (1<<OCIE0); //enable Timer0 compare match int.</pre>
     sei ();
                            //enable interrupts
                            //make PORTC input
     DDRC = 0 \times 00;
                            //make PORTD output
     DDRD = 0xFF;
     while (1)
                            //wait here
           PORTD = PINC;
ISR (TIMERO COMP vect)
                            //ISR for Timer0 compare match
     PORTB ^= 0x20; //toggle PORTB.5
}
```

Example 10-12 (C version of Example 10-5)

Assume that the INT0 pin is connected to a switch that is normally high. Write a program that toggles PORTC.3, whenever INT0 pin goes low. Use the external interrupt in level-triggered mode.

Solution:

Example 10-13 (C version of Example Example 10-7)

Rewrite Example 10-12 so that whenever INT0 goes low, it toggles PORTC.3 only once.

SUMMARY

An interrupt is an external or internal event that interrupts the microcontroller to inform it that a device needs its service. Every interrupt has a program associated with it called the ISR, or interrupt service routine. The AVR has many sources of interrupts, depending on the family member. Some of the most widely used interrupts are for the timers, external hardware interrupts, and serial communication. When an interrupt is activated, the IF (interrupt flag) bit is raised.

The AVR can be programmed to enable (unmask) or disable (mask) an interrupt, which is done with the help of the I (global interrupt enable) and IE (interrupt enable) bits. This chapter also showed how to program AVR interrupts in both Assembly and C languages.

PROBLEMS

SECTION 10.1: AVR INTERRUPTS

- 1. Which technique, interrupt or polling, avoids tying down the microcontroller?
- 2. List some of the interrupt sources in the AVR.
- 3. In the ATmega32 what memory area is assigned to the interrupt vector table?
- 4. True or false. The AVR programmer cannot change the memory address location assigned to the interrupt vector table.
- 5. What memory address is assigned to the Timer0 overflow interrupt in the interrupt vector table?
- 6. What memory address is assigned to the Timer1 overflow interrupt in the interrupt vector table?
- 7. Do we have a memory address assigned to the Time0 compare match interrupt in the interrupt vector table?
- 8. Do we have a memory address assigned to the external INT0 interrupt in the interrupt vector table?
- 9. To which register does the I bit belong?
- 10. Why do we put a JMP instruction at address 0?
- 11. What is the state of the I bit upon power-on reset, and what does it mean?
- 12. Show the instruction to enable the Timer0 compare match interrupt.
- 13. Show the instruction to enable the Timer1 overflow interrupt.
- 14. The TOIE0 bit belongs to register_____.
- 15. True or false. The TIMSK register is not a bit-addressable register.
- 16. With a single instruction, show how to disable all the interrupts.
- 17. Show how to disable the INT0 interrupt.
- 18. True or false. Upon reset, all interrupts are enabled by the AVR.
- 19. In the AVR, how many bytes of program memory are assigned to the reset?

SECTION 10.2: PROGRAMMING TIMER INTERRUPTS

20. True or false. For each of Timer0 and Timer1, there is a unique address in the interrupt vector table.

- 21. What address in the interrupt vector table is assigned to Timer2 overflow?
- 22. Show how to enable the Timer2 overflow interrupt.
- 23. Which bit of TIMSK belongs to the Timer0 overflow interrupt? Show how it is enabled.
- 24. Assume that Timer0 is programmed in Normal mode, TCNT0 = \$E0, and the TOIE0 bit is enabled. Explain how the interrupt for the timer works.
- 25. True or false. The last three instructions of the ISR for Timer0 are:

```
LDI R20,0x01
OUT TIFR,R20 ;clear TOV0 flag
RETI
```

- 26. Assume that Timer1 is programmed for CTC mode, TCNT1H = \$01, TCNT1L = \$00, OCR1AH = \$01, OCR1AL = \$F5, and the OCIE1A bit is enabled. Explain how the interrupt is activated.
- 27. Assume that Timer1 is programmed for Normal mode, TCNT1H = \$FF, TCNT1L = \$E8, and the TOIE1 bit is enabled. Explain how the interrupt is activated.
- 28. Write a program using the Timer1 interrupt to create a square wave of 1 Hz on pin PB7 while sending data from PORTC to PORTD. Assume XTAL = 8 MHz.
- 29. Write a program using the Timer0 interrupt to create a square wave of 3 kHz on pin PB7 while sending data from PORTC to PORTD. Assume XTAL = 1 MHz.

SECTION 10.3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

- 30. True or false. An address location is assigned to each of the external hardware interrupts INT0, INT1, and INT2.
- 31. What address in the interrupt vector table is assigned to INT0, INT1 and INT2? How about the pins?
- 32. To which register does the INT0 bit belong? Show how it is enabled.
- 33. To which register does the INT1 bit belong? Show how it is enabled.
- 34. Show how to enable all three external hardware interrupts.
- 35. Assume that the INT0 bit for external hardware interrupt is enabled and is negative edge-triggered. When is the interrupt activated? How does this interrupt work when it is activated.
- 36. True or false. Upon reset, all the external hardware interrupts are negative edge triggered.
- 37. The INTF0 bit belongs to the _____ register.
- 38. The INTF1 bit belongs to the _____ register.
- 39. Explain the role of INTF0 and INT0 in the execution of external interrupt 0.
- 40. Explain the role of I in the execution of external interrupts.
- 41. True or false. Upon power-on reset, all of INT0-INT2 are positive edge triggered.
- 42. Explain the difference between low-level and falling edge-triggered interrupts.
- 43. Show how to make the external INT0 negative edge triggered.
- 44. True or false. INT0-INT2 must be configured as an input pin for a hardware interrupt to come in.
- 45. Assume that the INT0 pin is connected to a switch. Write a program in which, whenever it goes low, the content of PORTC increases by one.
- 46. Assume that the INT0 and INT1 are connected to two switches named S1 and

S2. Write a program in which, whenever S1 goes low, the content of PORTC increases by one; and when S2 goes low, the content of PORTC decreases by one. When the value of PORTC is bigger than 100, PD7 is high; otherwise, it is low.

SECTION 10.4: INTERRUPT PRIORITY IN THE AVR

- 47. Explain what happens if both INT1F and INT2F are activated at the same time.
- 48. Assume that the Timer1 and Timer0 overflow interrupts are both enabled. Explain what happens if both TOV1 and TOV0 are activated at the same time.
- 49. Explain what happens if an interrupt is activated while the AVR is serving an interrupt.
- 50. True or false. In the AVR, an interrupt inside an interrupt is not allowed.

ANSWERS TO REVIEW QUESTIONS

SECTION 10.1: AVR INTERRUPTS

- 1. Interrupt
- 2. Timer0 overflow, Timer0 compare match, Timer1 overflow, Timer1 compare B match, Timer1 compare A match, Timer1 input capture, Timer2 overflow, Timer2 output compare match
- 3. Address locations 0x00 to 0x28. No. It is set when the processor is designed.
- 4. I = 0 means that all interrupts are masked, and as a result no interrupts will be responded to by the AVR.
- 5. Assuming I = 1, we need: LDI R16, (1<<OCIE1A) OUT TIMSK, R16
- 6. \$12 for Timer1 overflow interrupt and 0x02 for INT0.

SECTION 10.2: PROGRAMMING TIMER INTERRUPTS

- 1. False. For each of the interrupts there is a separate address.
- 2. 0x16
- 3. TIMSK LDI R16, (1<<TOIE0) OUT TIMSK, R16
- 4. After Timer0 is started, the timer will count up from \$F1 to \$FF on its own while the AVR is executing other tasks. Upon rolling over from \$FF to 00, the TOV0 flag is raised, which will interrupt the AVR in whatever it is doing and force it to jump to memory location \$0016 to execute the ISR belonging to this interrupt.
- 5. False. There is no need to clear the TOV0 flag since the AVR clears the TOV0 flag internally upon jumping to the interrupt vector table.
- 6. The timer counts from 0 to 21. Then TCNT0 is loaded with 0 and the OCF0 flag is set. If Timer0 compare match interrupt is enabled, the ISR of the compare match interrupt is executed on each compare match.
- 7. $1/8 \text{ MHz} = 125 \text{ ns} \rightarrow 125 \text{ ns} \times (21 + 1) = 2.75 \text{ }\mu\text{s}$

SECTION 10.3: PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

- 1. False. Only INT2 is in edge-triggered mode.
- 2. Bits PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2) are assigned to INT0, INT1, and INT2, respectively.

- 3. LDI R20, (1<<INT1) OUT GICR, R20
- 4. Upon application of a high-to-low pulse to pin PD2, the INTF0 flag will be set; as a result, the AVR is interrupted in whatever it is doing, clears the INTF0 flag, and jumps to ROM location 0x02 to execute the ISR.
- 5. True
- 6. When the CPU jumps to the interrupt vector to execute the ISR, it clears the flag that has caused the interrupt (the INTFO flag in this case). The INTFO flag will be set only if a new high-to-low pulse is applied to the pin.

```
7. .INCLUDE "M32DEF.INC"
            R16,0x2
      LDI
                           ;make INTO falling edge triggered
     OUT
            MCUCR, R16
  L1: IN
            R20,GIFR
            R20, INTFO ; skip next instruct. if the INTFO bit of GIFR is set
      SBRS
      RJMP
                           ; go to L1
            R21, PORTC
                           ;R21 = PORTC
      IN
      LDI
            R22,0x08
                           ;R21 = R21 xor 0x08 (toggle bit 3)
            R21,R22
      EOR
                           ; PORTC = R21
      OUT
            PORTC, R21
            R20,1<<INTF0
      LDI
            GIFR,R20
                           ;clear INTFO flag
      OUT
      RJMP
            L1
```

SECTION 10.4: INTERRUPT PRIORITY IN THE AVR

- 1. False. As shown in Table 10-1, the address of the Timer0 overflow interrupt is \$16, while the address of Timer1 overflow is \$12. Thus, the Timer1 overflow has a higher priority.
- 2. The interrupt whose vector is first in the interrupt vector is served first.
- 3. The flag of the interrupt will be set, but since I is 0, the new interrupt will not be served. The last instruction of the old interrupt is RETI, which causes the I flag to be set and the new interrupt to be served.
- 4. Context saving is the saving of the CPU contents before switching to a new task.