CHAPTER 5

ARITHMETIC, LOGIC INSTRUCTIONS, AND PROGRAMS

OBJECTIVES

Upon completion of this chapter, you will be able to:

- >> Define the range of numbers possible in AVR unsigned data
- >> Code addition and subtraction instructions for unsigned data
- >> Code AVR multiplication instructions
- >> Code AVR programs for division
- >> Code AVR Assembly language logic instructions AND, OR, and EX-OR
- >> Use AVR logic instructions for bit manipulation
- >> Use compare instructions for program control
- >> Code conditional branch instructions
- >> Code AVR rotate instructions and data serialization
- >> Contrast and compare packed and unpacked BCD data
- >> Code AVR programs for ASCII and BCD data conversion

This chapter describes AVR arithmetic and logic instructions. Program examples are given to illustrate the application of these instructions. In Section 5.1 we discuss instructions and programs related to addition, subtraction, multiplication, and division of unsigned numbers. Signed numbers are described in Section 5.2. In Section 5.3, we discuss the logic instructions AND, OR, and XOR, as well as the compare instruction. The rotate and shift instructions and data serialization are explained in Section 5.4. In Section 5.5 we introduce BCD and ASCII conversion.

SECTION 5.1: ARITHMETIC INSTRUCTIONS

Unsigned numbers are defined as data in which all the bits are used to represent data and no bits are set aside for the positive or negative sign. This means that the operand can be between 00 and FFH (0 to 255 decimal) for 8-bit data.

Addition of unsigned numbers

In the AVR, the add operation has two general purpose registers as inputs and the result will be stored in the first (left) register. One form of the ADD instruction in the AVR is:

```
ADD Rd, Rr; Rd = Rd + Rr
```

The instruction adds Rr (resource) to Rd (destination) and stores the result in Rd. It could change any of the Z, C, N, V, H or S bits of the status register, depending on the operands involved. The effect of the ADD instruction on N and V is discussed in Section 5.2 because these bits are relevant mainly in signed number operations. Look at Example 5-1.

Notice that none of the AVR addition instructions support direct memory access; that is, we cannot add a memory location to another memory location or register. To add a memory location we should first load it to any of the R0–R31 registers and then use the ADD operation on it. Look at Example 5-2.

Example 5-1

Show how the flag register is affected by the following instructions.

```
LDI R21,0xF5 ; R21 = F5H

LDI R22,0x0B ; R22 = 0x0BH

ADD R21,R22 ; R21 = R21+R22 = F5+0B = 00 and C = 1
```

Solution:

After the addition, register R21 contains 00 and the flags are as follows:

C = 1 because there is a carry out from D7.

Z = 1 because the result in destination register (R21) is zero.

H = 1 because there is a carry from D3 to D4.

Example 5-2

Assume that RAM location 400H has the value of 33H. Write a program to find the sum of location 400H of RAM and 55H. At the end of the program, R21 should contain the sum.

Solution:

```
LDS R2,0x400 ;R2 = 33H (location 0x400 of RAM)

LDI R21,0x55 ;R21 = 55

ADD R21,R2 ;R21 = R21 + R2 = 55H + 33H = 88H, C = 0
```

ADC and addition of 16-bit numbers

When adding two 16-bit data operands, we need to be concerned with the propagation of a carry from the lower byte to the higher byte. This is called *multi-byte addition* to distinguish it from the addition of individual bytes. The instruction ADC (ADD with carry) is used on such occasions.

For example, look at the addition of 3CE7H + 3B8DH, as shown next.

When the first byte is added, there is a carry (E7 + 8D = 74, C = 1). The carry is propagated to the higher byte, which results in 3C + 3B + 1 = 78 (all in hex). Example 5-3 shows the above steps in an AVR program.

Example 5-3

Write a program to add two 16-bit numbers. The numbers are 3CE7H and 3B8DH. Assume that R1 = 8D, R2 = 3B, R3 = E7, and R4 = 3C. Place the sum in R3 and R4; R3 should have the lower byte.

Solution:

```
;R1 = 8D
;R2 = 3B
;R3 = E7
;R4 = 3C

ADD R3,R1    ;R3 = R3 + R1 = E7 + 8D = 74 and C = 1
ADC R4,R2    ;R4 = R4 + R2 + carry, adding the upper byte
;with carry from lower byte
;R4 = 3C + 3B + 1 = 78H (all in hex)
```

Notice the use of ADD for the lower byte and ADC for the higher byte.

Subtraction of unsigned numbers

In many microprocessors, there are two different instructions for subtraction: SUB and SUBB (subtract with borrow). In the AVR we have five instructions for subtraction: SUB, SBC, SUBI, SBCI, and SBIW. Figure 5-1 shows a summary of each instruction.

```
SUB Rd,Rr ;Rd=Rd-Rr
SBC Rd,Rr ;Rd=Rd-Rr-c
SUBI Rd,K ;Rd=Rd-K
SBCI Rd,K ;Rd=Rd-K-c
SBIW Rd:Rd+1,K ;Rd+1:Rd=Rd+1:Rd-K
```

Figure 5-1.

The SBC and SBCI instructions are subtract with borrow. In the AVR, we use the C (carry) flag for the borrow and that is why they are called SBC (SuB with Carry). In this section we will examine some of these commands.

SUB Rd,Rr (Rd = Rd - Rr)

In subtraction, the AVR microcontrollers (indeed, all modern CPUs) use the 2's complement method. Although every CPU contains adder circuitry, it would be too cumbersome (and take too many transistors) to design separate subtractor circuitry. For this reason, the AVR uses adder circuitry to perform the subtraction command. Assuming that the AVR is executing a simple subtract instruction and that C = 0 prior to the execution of the instruction, one can summarize the steps of the hardware of the CPU in executing the SUB instruction for unsigned numbers as follows:

- 1. Take the 2's complement of the subtrahend (right-hand operand).
- 2. Add it to the minuend (left-hand operand).
- 3. Invert the carry.

Example 5-4

Show the steps involved in the following.

```
LDI R20, 0x23 ;load 23H into R20
LDI R21, 0x3F ;load 3FH into R21
SUB R21, R20 ;R21 <- R21-R20
```

Solution:

The flags would be set as follows: N = 0, C = 0. (Notice that there is a carry but C = 0. We will discuss this more in the next section.) The programmer must look at the N (or C) flag to determine if the result is positive or negative.

These two steps are performed for every SUB instruction by the internal hardware of the CPU, regardless of the source of the operands, provided that the addressing mode is supported. It is after these two steps that the result is obtained and the flags are set. Example 5-4 illustrates the two steps.

After the execution of the SUB instruction, if N=0 (or C=0), the result is positive; if N=1 (or C=1), the result is negative and the destination has the 2's complement of the result. Normally, the result is left in 2's complement, but the NEG (negate, which is 2's complement) instruction can be used to change it. The other subtraction instructions for subtract are SUBI and SBIW, which subtract an immediate (constant) value from a register. SBIW subtracts an immediate value in the range of 0–63 from a register pair and stores the result in the register pair. Notice that only the last eight registers can be used with SBIW. See Examples 5-5 and 5-6.

Example 5-5

Write a program to subtract 18H from 29H and store the result in R21 (a) without using the SUBI instruction, and (b) using the SUBI instruction.

Solution:

```
(a)

LDI R21,0x29 ;R21 = 29H

LDI R22,0x18 ;R22 = 18H

SUB R21,R22 ;R21 = R21 - R22 = 29 - 18 = 11 H

(b)

LDI R21,0x29 ;R21 = 29H

SUBI R21,0x18 ;R21 = R21 - 18 = 29 - 18 = 11 H
```

Example 5-6

Write a program to subtract 18H from 2917H and store the result in R25 and R24.

Solution:

```
LDI R25,0x29 ;load the high byte (R25 = 29H)

LDI R24,0x17 ;load the low byte (R24 = 17H)

SBIW R25:R24,0x18 ;R25:R24 <- R25:R24 - 0x18

;28FF = 2917 - 18
```

Notice that you should use SBIW Rd+1:Rd, K format. If SBIW Rd:Rd+1, K format is used, the assembler will assemble your code as if you had typed SBIW Rd+1:Rd, K Change the third line of the code from SBIW R25:R24,0x18 to SBIW R24:R25,0x18 and examine the result.

SBC ($Rd \leftarrow Rd - Rr - C$) subtract with borrow (denoted by C)

This instruction is used for multibyte numbers and will take care of the borrow of the lower byte. If the borrow flag is set to one (C = 1) prior to executing the SBC instruction, this operation also subtracts 1 from the result. See Example 5-7.

Example 5-7

Write a program to subtract two 16-bit numbers: 2762H - 1296H. Assume R26 = (62) and R27 = (27). Place the difference in R26 and R27; R26 should have the lower byte.

Solution:

```
;R26 = (62)
;R27 = (27)
     R28,0x96
                  ; load the low byte (R28 = 96H)
LDI
                  ; load the high byte (R29 = 12H)
LDI
      R29,0x12
                  ;R26 = R26 - R28 = 62 - 96 = CCH
      R26,R28
SUB
                  ;C = borrow = 1, N = 1
                  ;R27 = R27 - R29 - C
     R27,R29
SBC
                  ;R27 = 27 - 12 - 1 = 14H
```

After the SUB, R26 has = 62H - 96H = CCH and the carry flag is set to 1, indicating there is a borrow (notice, N = 1). Because C = 1, when SBC is executed R27 has 27H - 12H - 1 = 14H. Therefore, we have 2762H - 1296H = 14CCH.

The C flag in subtraction for AVR

Notice that the AVR is like other CPUs such as the x86 and the 8051 when it comes to the carry flag in subtract operations. In the AVR, after subtract operations, the carry is inverted by the CPU itself and we examine the C flag to see if the result is positive or negative. This means that, after subtract operations, if C = 1, the result is negative, and if C = 0, the result is positive. If you study Example 5-4 again, you will see that there was a carry from MSB, but C = 0. Now you know the reason; it is because the CPU inverts the carry flag after the SUB instruction. Notice that the CPU does not invert the carry flag after the ADD instruction.

Multiplication of unsigned numbers

The AVR has several instructions dedicated to multiplication. Here we will discuss the MUL instruction. Other instructions are similar to MUL but are used for signed numbers. See Table 5-1.

MUL is a byte-by-byte multiply instruction. In byte-by-byte multiplication, operands must be in registers. After multiplication, the 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Notice that if any of the operands is selected from R0 or R1 the result will overwrite those registers after multiplication.

Table 5-1: Multiplication Summary

Multiplication	Application	Byte1	Byte2	High byte of result	Low byte of result
MUL Rd, Rr	Unsigned numbers	Rd	Rr	R1	R0
MULS Rd, Rr	Signed numbers	Rd	Rr	R 1	R0
MULSU Rd, Rr	Unsigned numbers with signed numbers	Rd	Rr	R1	R0

The following example multiplies 25H by 65H.

```
LDI R23,0x25 ;load 25H to R23

LDI R24,0x65 ;load 65H to R24

MUL R23,R24 ;25H * 65H = E99 where

:R1 = 0EH and R0 = 99H
```

Division of unsigned numbers

AVR has no instruction for divide operation. We can write a program to perform division by repeated subtraction. In dividing a byte by a byte, the numerator is placed in a register and the denominator is subtracted from it repeatedly. The quotient is the number of times we subtracted and the remainder is in the register upon completion. See Program 5-1.

```
.DEF
     NUM = R20
.DEF
     DENOMINATOR = R21
.DEF
     QUOTIENT = R22
                             ;NUM = 95
     LDI
           NUM, 95
                             ;DENOMINATOR = 10
     LDI
            DENOMINATOR, 10
                              ; QUOTIENT = 0
     CLR
            QUOTIENT
L1:
     INC
            QUOTIENT
      SUB
            NUM, DENOMINATOR
     BRCC L1
                              ;branch if C is zero
            QUOTIENT
      DEC
                             ; once too many
      ADD
            NUM, DENOMINATOR ; add back to it
                              ;stay here forever
HERE: JMP HERE
```

Program 5-1: Divide Function

An application for division

Sometimes a sensor is connected to an ADC (analog-to-digital converter) and the ADC represents some quantity such as temperature or pressure. The 8-bit ADC provides data in hex in the range of 00–FFH. This hex data must be converted to decimal. We do that by dividing it by 10 repeatedly, saving the remainders, as shown in Examples 5-8 and 5-9.

Example 5-8

Assume that the data memory location 0x315 has value FD (hex). Write a program to convert it to decimal. Save the digits in locations 0x322, 0x323, and 0x324, where the least-significant digit is in location 0x322.

Solution:

```
.EQU HEX NUM = 0 \times 315
.EQU RMND L = 0 \times 322
.EQU RMND M = 0x323
.EQU RMND H = 0x324
.DEF NUM = R20
.DEF DENOMINATOR = R21
.DEF QUOTIENT = R22
          R16,0xFD
     LDI
                                  ;$FD = 253 in decimal
     STS HEX NUM, R16
                                  ;store $FD in location 0x315
;==========
     LDS
         NUM, HEX NUM
     LDI DENOMINATOR, 10
                                  ; DENOMINATOR = 10
L1:
     INC
           QUOTIENT
     SUB
           NUM, DENOMINATOR;
     BRCC L1
                                  ; if C = 0 go back
     DEC
           QUOTIENT
                                  ; once too many
                               ;add back to it
           NUM, DENOMINATOR
     ADD
     STS
           RMND L, NUM
                                  ;store remainder as the 1st digit
     MOV
           NUM, QUOTIENT
     LDI
           QUOTIENT, 0
L2:
     INC
           QUOTIENT
     SUB
           NUM, DENOMINATOR
     BRCC L2
     DEC
           OUOTIENT
                                  ; once too many
     ADD
           NUM, DENOMINATOR
                                ;add back to it
     STS
           RMND M, NUM
                                  ;store remainder as the 2nd digit
           RMND H, QUOTIENT
     STS
                                  ;store quotient as the 3rd digit
HERE: JMP
           HERE
                                  ;stay here forever
```

To convert a single decimal digit to ASCII format, we OR it with 30H. See Section 5.5.

Example 5-9

Analyze the program in Example 5-8 for a numerator of 253.

Solution:

To convert a binary (hex) value to decimal, we divide it by 10 repeatedly until the quotient is less than 10. After each division the remainder is saved. In the case of an 8-bit binary, such as FDH, we have 253 decimal, as shown below.

		Quotient	Remainder	
253/10	=	25	3 (low digit)	
25/10	=	2	5 (middle digit	c)
			2 (high digit)	

Therefore, we have FDH = 253.

Review Questions

- 1. In unsigned byte-by-byte multiplication, the product will be placed in register(s) ______.
- 2. Is "MUL R2, 0x10" a valid AVR instruction? Explain your answer.
- 3. In AVR, the largest two numbers that can be multiplied are _____ and
- 4. True or false. The MUL instruction works on R0 and R1 only.
- 5. The instruction "ADD R20, R21" places the sum in _____.
- 6. Why is the following ADD instruction illegal? "ADD R1,0x04"
- 7. Rewrite the instruction above in correct format.
- 8. The instruction "SUB R1, R2" places the result in
- 9. Find the value of the C flags in each of the following.
 - (a) LDI R21 0x4F (b) LDI R21, 0x9C LDI R22 0xB1 LDI R22, 0x63 ADD R21, R22 ADD R21, R22
- 10. Show how the CPU would subtract 05H from 43H.
- 11. If C = 1, R1 = 95H, and R2 = 4FH prior to the execution of "SBC R1, R2", what will be the contents of R1 and C after the subtraction?

SECTION 5.2: SIGNED NUMBER CONCEPTS AND ARITHMETIC OPERATIONS

All data items used so far have been unsigned numbers, meaning that the entire 8-bit operand was used for the magnitude. Many applications require signed data. In this section the concept of signed numbers is discussed along with related instructions. If your applications do not involve signed numbers, you can bypass this section.

Concept of signed numbers in computers

In everyday life, numbers are used that could be positive or negative. For example, a temperature of 5 degrees below zero can be represented as -5, and 20 degrees above zero as +20. Computers must be able to accommodate such numbers. To do that, computer scientists have devised the following arrangement for the representation of signed positive and negative numbers: The most significant bit (MSB) is set aside for the sign (+ or -), while the rest of the bits are used for the magnitude. The sign is represented by 0 for positive (+) numbers and 1 for negative (-) numbers. Signed byte representation is discussed below.

Signed 8-bit operands

In signed byte operands, D7 (MSB) is the sign, and D0 to D6 are set aside for the magnitude of the number. If D7 = 0, the operand is positive, and if D7 = 1, it is negative. The N flag in the status register is the D7 bit.

Positive numbers

The range of positive numbers that can be represented by the format shown in Figure 5-2 is 0 to +127. If a positive number is larger than +127, a 16-bit operand must be used.




Figure 5-2. 8-Bit Signed Operand

Negative numbers

For negative numbers, D7 is 1; however, the magnitude is represented in its 2's complement. Although the assembler does the conversion, it is still important to understand how the conversion works. To convert to negative number representation (2's complement), follow these steps:

- 1. Write the magnitude of the number in 8-bit binary (no sign).
- 2. Invert each bit.
- 3. Add 1 to it.

Examples 5-10, 5-11, and 5-12 on the next page demonstrate these three steps.

Example 5-10

Show how the AVR would represent -5.

Solution:

Observe the following steps.

```
1. 0000 0101 5 in 8-bit binary
2. 1111 1010 invert each bit
```

3 1111 1011 add 1 (which becomes FB in hex)

Therefore, -5 = FBH, the signed number representation in 2's complement for -5. The D7 = N = 1 indicates that the number is negative.

Example 5-11

Show how the AVR would represent -34H.

Solution:

Observe the following steps.

```
    0011 0100
    34H given in binary
    1100 1011
    invert each bit
    add 1 (which is CC in hex)
```

Therefore, -34 = CCH, the signed number representation in 2's complement for 34H. The D7 = N = 1 indicates that the number is negative.

Example 5-12

Show how the AVR would represent -128.

Solution:

Observe the following steps.

```
1. 1000 0000 128 in 8-bit binary
2. 0111 1111 invert each bit
3 1000 0000 add 1 (which becomes 80 in hex)
```

Therefore, -128 = 80H, the signed number representation in 2's complement for -128. The D7 = N = 1 indicates that the number is negative. Notice that 128 (binary 10000000) in unsigned representation is the same as signed -128 (binary 10000000).

From the examples above, it is clear that the range of byte-sized negative numbers is -1 to -128. The following lists byte-sized signed number ranges:

Decimal	Binary	Hex
-128	1000 0000	80
-127	1000 0001	81
-126	1000 0010	82
• • •		• •
-2	1111 1110	FE
-1	1111 1111	FF
0	0000 0000	0.0
+1	0000 0001	01
+2	0000 0010	02
+127	0111 1111	7F

Overflow problem in signed number operations

When using signed numbers, a serious problem sometimes arises that must be dealt with. This is the overflow problem. The AVR indicates the existence of an error by raising the V (overflow) flag, but it is up to the programmer to take care of the erroneous result. The CPU understands only 0s and 1s and ignores the human convention of positive and negative numbers. What is an overflow? If the result of an operation on signed numbers is too large for the register, an overflow has occurred and the programmer must be notified. Look at Example 5-13.

Example 5-13

Examine the following code and analyze the result, including the N and V flags.

```
LDI R20,0X60 ;R20 = 0110 0000 (+70)

LDI R21,0x46 ;R21 = 0100 0110 (+96)

ADD R20,R21 ;R20 = (+96) + (+70) = 1010 0110

;R20 = A6H = -90 decimal, INVALID!!
```

Solution:

```
+96 0110 0000 + \pm 70 0100 0110 + 166 1010 0110 + 166 1010 0110 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 0100 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 + 166 1010 +
```

According to the CPU, the result is negative (N = 1), which is wrong. The CPU sets V = 1 to indicate the overflow error. Remember that the N flag is the D7 bit. If N = 0, the sum is positive, but if N = 1, the sum is negative.

In Example 5-13, +96 was added to +70 and the result, according to the CPU, was -90. Why? The reason is that the result was larger than what R0 could contain. Like all other 8-bit registers, R0 could only contain values less than or equal to +127. The designers of the CPU created the overflow flag specifically for the purpose of informing the programmer that the result of the signed number operation is erroneous. The N flag is D7 of the result. If N = 0, the sum is positive (+) and if N = 1, then the sum is negative.

When is the V flag set?

In 8-bit signed number operations, V is set to 1 if either of the following two conditions occurs:

- 1. There is a carry from D6 to D7 but no carry out of D7 (C = 0).
- 2. There is a carry from D7 out (C = 1) but no carry from D6 to D7.

In other words, the overflow flag is set to 1 if there is a carry from D6 to D7 or from D7 out, but not both. This means that if there is a carry both from D6 to D7 and from D7 out, V = 0. In Example 5-13, because there is only a carry from D6 to D7 and no carry from D7 out, V = 1.

In Example 5-14, because there is only a carry from D7 out and no carry from D6 to D7, V=1.

```
Example 5-14
Examine the following code, noting the role of the V and N flags:
      LDI
            R20,0x80
                         ;R20 = 1000 0000 (80H = -128)
            R21,0xFE
                         ;R21 = 1111 1110 (FEH = -2)
      LDI
      ADD
            R20,R21
                         ;R20 = (-128) + (-2)
                         ;R20 = 10000000 + 1111111110 = 0111 1110,
                         ;N = 0, R0 = 7EH = +126, invalid
Solution:
                   1000 0000
     -128
                   1111 1110
   - 130
                   0111 1110
                             N = 0 (positive) and V = 1
```

According to the CPU, the result is +126, which is wrong, and V=1 indicates that. Notice that the N flag indicates the sign of the corrupted result, not the sign that the real result should have.

Further considerations on the V flag

In the ADD instruction, there are two different conditions. Either the operands have the same sign or the signs of the operands are different. When we ADD two numbers with different signs, the absolute value of the result is smaller than the operands before executing the ADD instruction. So overflow definitely cannot happen after two operands with different signs are added. Overflow is possible only when we ADD two operands with the same sign. In this case the absolute value of the result is larger than the operands before executing the ADD instruction. So it is possible that the result will be too large for the register and cause overflow. If we ADD two numbers with the same sign, the results should have the same sign too. If we add two numbers with the same sign and the result sign is different, we know that overflow has occurred. That is exactly the way that the CPU knows when to set the V flag. In the AVR the equation of the V flag is as follows:

$$V = Rd7 \cdot Rr7 \cdot \overline{R7} + \overline{Rd7} \cdot \overline{Rr7} \cdot R7$$

where Rd7 and Rr7 are the 7th bit of the operands and R7 is the 7th bit of

the result. We can extend this concept to the SUB instructions (a - b = a + (-b))Study Examples 5-15 and 5-16 to understand the overflow flag in signed arithmetic.

Example 5-15

Examine the following code, noting the role of the V and N flags:

```
LDI R20,-2 ; R20 = 1111 1110 (R20 = FEH)

LDI R21,-5 ; R21 = 1111 1110 (R21 = FBH)

ADD R20,R21 ; R20 = (-2) + (-5) = -7 or F9H

; correct, since V = 0
```

Solution:

```
-2 1111 1110
+ -5 1111 1011
- 7 1111 1001 and V = 0 and N = 1. Sum is negative
```

According to the CPU, the result is -7, which is correct, and the V indicates that (V = 0).

Example 5-16

Examine the following code, noting the role of the V and N flags:

```
LDI R20,7 ;R20 = 0000 0111

LDI R20,18 ;R20 = 0001 0010

ADD R20,R21 ;R20 = (+7) + (+18)

;R20 = 00000111 + 00010010 = 0001 1001

;R20 = (+7) + (+18) = +25, N = 0, positive

;and correct, V = 0
```

Solution:

```
+ 7 0000 0111 + + 18 0001 0010 + 25 0001 1001 + N = 0 (positive 25) and V = 0
```

According to the CPU, this is +25, which is correct, and V = 0 indicates that.

From Examples 5-14 to 5-16, we conclude that in any signed number addition, V indicates whether the result is valid or not. If V = 1, the result is erroneous; if V = 0, the result is valid. We can state emphatically that in unsigned number addition, the programmer must monitor the status of C (carry flag), and in signed number addition, the V (overflow) flag must be monitored. In the AVR, instructions such as BRCS and BRCC allow the program to branch right after the addition of unsigned numbers according to the value of C flag. There are also the BRVC and the BRVS instructions for the V flag that allow us to correct the signed number error. We also have two branch instructions for the N flag (negative), BRPL and BRMI.

What is the difference between the N and S flags?

As we mentioned before, in signed numbers the N flag represents the D7 bit of the result. If the result is positive, the N flag is zero, and if the result is negative, the N flag is one, which is why it is called the Negative flag.

In operations on signed numbers, overflow is possible. Overflow corrupts the result and negates the sign bit. So if you ADD two positive numbers, in case of overflow, the N flag would be 1 showing that the result is negative! The S flag helps you to know the sign of the real result. It checks the V flag in addition to the D7 bit. If V = 0, it shows that overflow has not occurred and the S flag will be the same as D7 to show the sign of the result. If V = 1, it shows that overflow has occurred and the S flag will be opposite to the D7 to show the sign of the real (not the corrupted) result. See Example 5-17.

Example 5-17

Study Examples 5-13 through 5-16 again and state what the value of the S flag is in each of them and whether the value of the S flag is the same as that of the N flag.

Solution:

Example 5-13: Because two positive numbers are added, the sign of the real result is positive, so S = 0 (for positive). The value of the S flag is not the same as that of the N flag (1) because there is overflow (V = 1).

Example 5-14: Because two negative numbers are added, the sign of the real result is negative, so S = 1 (for negative). The value of the S flag is not the same as that of the N flag (0) because there is overflow (V = 1).

Example 5-15: Because two negative numbers are added, the sign of the real result is negative, so S = 1 (for negative). The value of the S flag is the same as that of the N flag (1) because there is no overflow (V = 0).

Example 5-16: Because two positive numbers are added, the sign of the real result is positive, so S = 0 (for positive). The value of the S flag is the same as that of the N flag (0) because there is overflow (V = 0).

Instructions to create 2's complement

The AVR has a special instruction to make the 2's complement of a number. It is called NEG (negate), which is discussed in the next section.

Review Questions

- 1. In an 8-bit operand, bit _____ is used for the sign bit.
- 2. Convert -16H to its 2's complement representation.
- 3. The range of byte-sized signed operands is to .
- 4. Show +9 and -9 in binary.
- 5. Explain the difference between a carry and an overflow.

SECTION 5.3: LOGIC AND COMPARE INSTRUCTIONS

Apart from I/O and arithmetic instructions, logic instructions are some of the most widely used instructions. In this section we cover Boolean logic instructions such as AND, OR, Exclusive-OR (XOR), and complement. We will also study the compare instruction.

AND

AND Rd, Rr ; Rd = Rd AND Rr

This instruction will perform a logical AND on the two operands and place the result in the left-hand operand. There is also the "ANDI Rd, k" instruction in which the right-hand operand can be a constant value. The AND instruction will affect the Z, S, and N flags. N is D7 of the result, and Z=1 if the result is zero. The AND instruction is often used to mask (set to 0) certain bits of an operand. See Example 5-18.

Logical AND Function					
Inputs		Output			
X	Y	X AND Y			
0	0	0			
0	1	0			
1	0	0			
1	1	1			
X – Y –)— X AND Y			

Example 5-18

Show the results of the following.

LDI R20,0x35 ; R20 = 35H ANDI R20,0x0F ; R20 = R20 AND 0FH (now R20 = 05)

Solution:

OR

OR Rd, Rr; Rd = Rd OR Rr

This instruction will perform a logical OR on the two operands and place the result in the left-hand operand. There is also the "ORI Rd, k" instruction in which the right-hand operand can be a constant value. The OR instruction will affect the Z, S, and N flags. N is D7 of the result and Z=1 if the result is zero. The OR instruction can be used to set certain bits of an operand to 1. See Example 5-19.

Output Inputs X Y X OR Y $\overline{0}$ 0 0 0 1 1 1 1 0 1 1 1 Χ. X OR Y

Logical OR Function

Example 5-19

(a) Show the results of the following:

LDI R20,0x04ORI R20,0x30

;R20 = 04;now R20 = 34H

(b) Assume that PB2 is used to control an outdoor light, and PB5 to control a light inside a building. Show how to turn "on" the outdoor light and turn "off" the inside one.

Solution:

```
(a)
            04H
                     0000 0100
            30H
                     0011 0000
      OR
```

0011 0100 34H

04 OR 30 = 34 H, Z = 0 and N = 0

(b)

```
SBI
     DDRB, 2
     DDRB, 5
SBI
```

;bit 2 of Port B is output ;bit 5 of Port B is output IN R20, PORTB ; move PORTB to R20. (Notice that we read

the value of PORTB instead of PINB ; because we want to know the last value ; of PORTB, not the value of the AVR

; chip pins.)

ORI R20, 0b00000100 ANDI R20, 0b11011111 ;set bit 2 of R20 to one ;clear bit 5 of R20 to zero

OUT PORTB, R20 ;out R20 to PORTB

HERE: JMP HERE

;stop here

EX-OR

EOR Rd, Rs ;Rd = Rd XOR Rs

This instruction will perform a logical EX-OR on the two operands and place the result in the left-hand operand. The EX-OR instruction will affect the Z, S, and N flags. N is D7 of the result and Z = 1 if the result is zero. See Example 5-20.

Logical XOR Function

Inputs		Output
A	В	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0
Α -	-11	A YOR B

//_.

Example 5-20

Show the results of the following:

LDI R20.0x54

LDI R21, 0x78

EOR R20, R21

Solution:

54H 0101 0100

XOR 78H 0111 1000

> 2CH 0010 1100

54H XOR 78H = 2CH, Z = 0, N = 0

EX-OR can also be used to see if two registers have the same value. The "EOR R0, R1" instruction will EX-OR the R0 register and R1, and put the result in R0. If both registers have the same value, 00 is placed in R0 and the Z flag is set (Z=1). Then, we can use the BREQ or BRNE instruction to make a decision based on the result. See Examples 5-21 and 5-22.

Example 5-21

The EX-OR instruction can be used to test the contents of a register by EX-ORing it with a known value. In the following code, we show how EX-ORing the value 45H with itself will raise the Z flag:

OVER: IN R20,PINB
LDI R21,0x45
EOR R20,R21
BRNE OVER

Solution:
45H 01000101

 45H
 01000101

 00
 00000000

EX-ORing a number with itself sets it to zero with Z = 1. We can use the BREQ instruction to make the decision. EX-ORing with any other number will result in a nonzero value.

Example 5-22

Read and test PORTB to see whether it has the value 45H. If it does, send 99H to PORTC; otherwise, it is cleared.

Solution:

```
LDI
            R20,0xFF
                        ;R20 = 0xFF
     OUT
            DDRC,R20
                        ;Port C is output
            R20,0x00
                        ;R20 = 0
     LDI
            DDRB,R20
                        ;Port B is input
     OUT
            PORTC, R20
                        ; PORTC = 00
     OUT
            R21,0x45
                        ;R21 = 45
     LDI
HERE:
            R20, PINB
                        ;get a byte
      IN
            R20,R21
                        :EX-OR with 0x45
      EOR
                        ;branch if PORTB has value other than 45
     BRNE
            HERE
            R20,0x99
                        ;R20 = 0x99
      LDI
                        ; PORTC = 99h
            PORTC, R20
     OUT
EXIT: JMP
            EXIT
                        ;stop here
```

Another widely used application of EX-OR is to toggle the bits of an operand. The following code demonstrates how to use EX-OR to toggle the bits of an operand.

```
LDI R20,0xFF
EOR R0, R20 ;EX-OR R0 with 1111 1111 will
;change all the bits of R0 to
;opposite
```

COM (complement)

This instruction complements the contents of a register. The complement action changes the 0s to 1s, and the 1s to 0s. This is also called 1's complement.

LDI R20,0
$$xAA$$
 ; R20 = 0 xAA
COM R20 ; now R20 = 55H

Input	Output
X	NOT X
0	1
1	0
x^	>> NOT Y

Logical Inverter

NEG (negate)

This instruction takes the 2's complement of a register. See Example 5-23.

Example 5-23						
Find the 2's complement of the value 85H. Notice that 85H is -123.						
Solution:	•					
LDI	R21, 0x85	;85H = 1000 0101				
		;1' s = 0111 1010				
		<u> </u>				
NEG	R21	;2's comp 0111 1011 = 7BH				

Compare instructions

CP Rd, Rr

The AVR has the CP instruction for the compare operation. The compare instruction is really a subtraction, except that the values of the operands do not change. There is also the "CPI Rd, k" instruction in which the right-hand operand can be a constant value.

The AVR has some conditional branch instructions that can be used after the CP instruction to make decisions based on the result of the CP instruction. In Chapter 3 we used some of them. Next, you will learn some other conditional branches.

Conditional branch instructions

As we studied in Chapter 3, conditional branches alter the flow of control if a condition is true. In the AVR there are at least two conditional jumps for each flag of the status register. Here we will describe eight of the most important conditional jumps. Others are similar but of different flags. Table 5-2 shows the conditional branch instructions that we will describe in this section.

Table 5-2: AVR Compare Instructions

BREQ	Branch if equal	Branch if $Z = 1$
BRNE	Branch if not equal	Branch if $Z = 0$
BRSH	Branch if same or higher	Branch if $C = 0$
BRLO	Branch if lower	Branch if C = 1
BRLT	Branch if less than (signed)	Branch if $S = 1$
BRGE	Branch if greater than or equal (signed)	Branch if $S = 0$
BRVS	Branch if Overflow flag set	Branch if $V = 1$
BRVC	Branch if Overflow flag clear	Branch if $V = 0$

BREQ and BRNE instructions

```
BREQ k ;if (Z = 1) then branch ;else continue
```

The BREQ makes decisions based on the Z flag. If Z = 1 the BREQ instruction branches. Notice that after the CP instructions, the Z = 1 means that the operands were equal, and after the DEC instruction it means that the operand is now equal to zero.

The BRNE instruction, like the BREQ, makes decisions based on the Z flag, but it branches when Z = 0. (After the CP instructions, Z = 0 means that the operands were not equal, and after the DEC instruction it means that the operand is not equal to zero.) See Example 5-24.

Notice that the BREQ and BRNE instructions can be used for both signed, and unsigned numbers.

Example 5-24

Write a program to monitor PORTB continuously for the value 63H. It should stop monitoring only if PORTB = 63H.

Solution:

```
LDI R20,0x00
OUT DDRB,R20 ;PORT B is input
LDI R21,0x63

AGAIN:
IN R20,PINB
CP R20,R21 ;compare with 0x63, Z = 1 if yes
BRNE AGAIN ;go to AGAIN if PORTB is not equal to 0x63
....
```

BRSH and BRLO instructions

```
BRSH k ;if (C = 0) then branch ;else continue
```

The BRSH makes decisions based on the C flag. If C = 0 (which, after the CP instructions for unsigned numbers, means that the left-hand operand of the CP instruction was the same as or higher than the right-hand operand) the CPU will jump.

The BRLO instruction, like the BRSH, makes decisions based on the C flag, but it branches when C = 1. (After the CP instructions for unsigned numbers, C = 1 means that the left-hand operand of the CP instruction was lower than the right-hand operand.) See Example 5-25.

Notice that the BRSH and the BRLO instructions can be used to compare unsigned numbers. To compare signed numbers you should use the BRGE and BRLT instructions. We will discuss them in more detail next.

We can use more than one conditional branch instruction to make more complicated decisions. See Example 5-26.

Example 5-25

Write a program to find the greater of the two values 27 and 54, and place it in R20.

Solution:

```
.EQU VAL_1=27
.EQU VAL_2=54

LDI R20,VAL_1 ;R20 = VAL_1
LDI R21,VAL_2 ;R21 = VAL_2
CP R21,R20 ;compare R21 and R20
BRLO NEXT ;if R21<R20 (branch if lower) go to NEXT
LDI R20,VAL_2 ;R20 = VAL_2</pre>
NEXT:
```

Example 5-26

Assume that Port B is an input port connected to a temperature sensor. Write a program to read the temperature and test it for the value 75. According to the test results, place the temperature value into the registers indicated by the following.

```
If T = 75 then R16 = T ; R17 = 0; R18 = 0

If T > 75 then R16 = 0 ; R17 = T; R18 = 0

If T < 75 then R16 = 0 ; R17 = 0; R18 = T
```

Solution:

	LDI	R20,0x00	;R20 = 0
	OUT	DDRB,R20	;Port B = input
	CLR	R16	;R16 = 0
	CLR	R17	;R17 = 0
	CLR	R18	;R18 = 0
	IN	R20, PINB	
	CPI	R20,75	;compare R20 (PORTB) and 75
	BRSH	SAME_HI	
			;executes when R20 < 75
	MOV	R18,R20	
	RJMP	CNTNU	
SAME_HI:			;executes when R20 >= 75
	BRNE	HI	
	MOV	R16,R20	;executes when R20 = 75
	RJMP	CNTNU	
HI:			;executes when R20 > 75
	MOV	R17,R20	
CNTNU:			

BRGE and BRLT instructions

The BRGE makes decisions based on the S flag. If S = 0 (which, after the CP instruction for signed numbers, means that the left-hand operand of the CP instruction was greater than or equal to the right-hand operand) the BRGE instruction branches in a forward or backward direction relative to program counter.

The BRLT is like the BRGE, but it branches when S = 1. Notice that the BRGE, and the BRLT are used with signed numbers.

BRVS and BRVC instructions

As we mentioned before, the V (overflow) flag must be monitored by the programmer to detect overflow and handle the error. The BRVC and BRVS instructions let you check the value of the V flag and change the flow of the program if overflow has occurred. See Example 5-27.

Example 5-27

Write a program to add two signed numbers. The numbers are in R21 and R22. The program should store the result in R21. If the result is not correct, the program should put 0xAA on PORTA and clear R21.

Solution:

```
LDI
            R21,0xFA
                                ;R21 = 0xFA
            R22,0x05
      LDI
                                ;R22 = 0x05
      LDI
            R23,0xFF
                                ;R23 = 0xFF
      OUT
            DDRA, R23
                               ; Port A is output
      ADD
            R21,R22
                               ;R21 = R21 + R22
      BRVC
            NEXT
                               ; if V = 0 ( no error) then go to next
      LDI
            R23,0xAA
                               ;R23 = 0xAA
      OUT
            PORTA, R23
                               ;send 0xAA to PORTA
      LDI
            R21,0x00
                               ;clear R21
NEXT: ...
```

Review Questions

1. Find the content of R20 after the following code in each case:

```
(a) LDI R20,0x37 (b) LDI R20,0x37 (c) LDI R20,0x37
LDI R21,0xCA LDI R21,0xCA LDI R21,0xCA
AND R20,R21 OR R20,21 EOR

To mark certain hits of P20, we must AND it with
```

- 2. To mask certain bits of R20, we must AND it with
- 3. To set certain bits of R20 to 1, we must OR it with .
- 4. EX-ORing an operand with itself results in . .
- 5. True or false. The CP instruction alters the contents of its operands.
- 6. Find the contents of register R20 after execution of the following code:

```
LDI R20,0
LDI R21,0x99
LDI R22,0xFF
OR R20,R21
EOR R20,R22
```

SECTION 5.4: ROTATE AND SHIFT INSTRUCTIONS AND DATA SERIALIZATION

In many applications there is a need to perform a bitwise rotation of an operand. In the AVR the rotation instructions ROL and ROR are designed specifically for that purpose. They allow a program to rotate a register right or left through the carry flag. We explore the rotate instructions next because they are widely used in many different applications.


Rotating through the carry

There are two rotate instructions in the AVR. They involve the carry flag. Each is shown next.

ROR instruction

```
ROR Rd ; rotate Rd right through carry
```

In the ROR, as bits are rotated from left to right, the carry flag enters the MSB, and the LSB exits to the carry flag. In other words, in ROR the C is moved to the MSB, and the LSB is moved to the C. In



reality, the carry flag acts as if it is part of the register, making it a 9-bit register. Examine the following code.

```
CLC ; make C = 0 (carry is 0)

LDI R20,0x26 ; R20 = 0010 0110


ROR R20 ; R20 = 0001 0011 C = 0

ROR R20 ; R20 = 0000 1001 C = 1

ROR R20 ; R20 = 1000 0100 C = 1
```

ROL instruction

The other rotating instruction is ROL. In ROL, as bits are shifted from right to left, the carry flag enters the LSB, and the MSB exits to the carry flag. In other words, in ROL the C is moved to the LSB, and



the MSB is moved to the C. See the following code and diagram. Again, the carry flag acts as if it is part of the register, making it a 9-bit register. Examine the following code.

SEC		;make C = 1		
LDI	R20,0x15	;R20 = 0001	0101	
ROL	R20	;R20 = 0010	1011	C = 0
ROL	R20	;R20 = 0101	0110	C = 0
ROL	R20	;R20 = 1010	1100	C = 0
ROL	R20	;R20 = 0101	1000	C = 1

Serializing data

Serializing data is a way of sending a byte of data one bit at a time through a single pin of the microcontroller. There are two ways to transfer a byte of data serially:

- 1. Using the serial port. In using the serial port, programmers have very limited control over the sequence of data transfer. The details of serial port data transfer are discussed in Chapter 11.
- 2. The second method of serializing data is to transfer data one bit at a time and control the sequence of data and spaces between them. In many new generations of devices such as LCD, ADC, and ROM, the serial versions are becoming popular because they take up less space on a printed circuit board. Next, we discuss how to use rotate instructions in serializing data.

Serializing a byte of data

Serializing data is one of the most widely used applications of the rotate instruction. We can use the rotate instruction to transfer a byte of data serially (one bit at a time). Shift instructions can be used for the same job. After presenting rotate instructions in this section we will discuss shift instructions in more detail. Example 5-28 shows how to transfer an entire byte of data serially via any AVR pin.

Example 5-28

Write a program to transfer the value 41H serially (one bit at a time) via pin PB1. Put one high at the start and end of the data. Send the LSB first.

Solution:

```
.INCLUDE "M32DEF.INC"
            DDRB, 1
                              ;bit 1 of Port B is output
      SBI
      LDI
            R20,0x41
                              ;R20 = the value to be sent
      CLC -
                              ;clear carry flag
            R16, 8
      LDI
                              ;R16 = 8
      SBI
            PORTB, 1
                              ;bit 1 of PORTB is 1
AGAIN:
                              ;rotate right R20 (send LSB to C flag)
      ROR
            R20
                              ; if C = 1 then go to ONE
      BRCS ONE
            PORTB, 1
                              ;bit 1 of PORTB is cleared to zero
      CBI
                              ;go to NEXT
      JMP
            NEXT
ONE:
      SBI
           PORTB, 1
                              ;bit 1 of PORTB is set to one
NEXT:
      DEC
            R16
                              ;decrement R16
      BRNE
            AGAIN
                              ; if R16 is not zero then go to AGAIN
      SBI
            PORTB, 1
                              ;bit 1 of PORTB is set to one
HERE: JMP
            HERE
                              ;RB1 = high
```

Example 5-29 also shows how to bring in a byte of data serially. We will see how to use these concepts for a serial RTC (real-time clock) chip in Chapter 16. Example 5-30 shows how to scan the bits in a byte.

Example 5-29

Write a program to bring in a byte of data serially via pin RC7 and save it in R20 register. The byte comes in with the LSB first.

Solution:

```
.INCLUDE
           "M32DEF.INC"
                       ;bit 7 of Port C is input
           DDRC, 7
     CBI
           R16, 8
                       ;R16 = 8
     LDI
     LDI
           R20, 0
                       ;R20 = 0
AGAIN:
                       ; skip the next line if bit 7 of Port C is 0
           PINC, 7
     SBIC
                       ;set carry flag to one
     SEC
                       ; skip the next line if bit 7 of Port C is 1
           PINC, 7
     SBIS
                       ;clear carry flag to zero
     CLC
                       ;rotate right R20. move C flag to MSB of R21
     ROR
           R20
                       ;decrement R16
           R16
      DEC
                       ; if R16 is not zero go to AGAIN
     BRNE AGAIN
HERE: JMP
           HERE
                       ;stop here
```

Example 5-30

Write a program that finds the number of 1s in a given byte.

Solution:

```
INCLUDE
           "M32DEF.INC"
           R20, 0x97
     LDI
                   number of 1s;
     LDI
           R30, 0
           R16, 8
                      ; number of bits in a byte
     LDI
AGAIN:
                       ;rotate right R20 and move LSB to C flag
     ROR
           R20
           NEXT
                       ; if C = 0 then go to NEXT
     BRCC
                       ;increment R30
     INC
           R30
NEXT:
                       ;decrement R16
     DEC
           R16
     BRNE AGAIN
                       ; if R16 is not zero then go to AGAIN
                      ; one more time to leave R20 unchanged
     ROR
           R20
HERE: JMP
           HERE
                       ;stop here
```


Shift instructions

There are three shift instructions in the AVR. All of them involve the carry flag. Each is shown next.

LSL instruction

LSL Rd ; logical shift left

In LSL, as bits are shifted from right to left, 0 enters the LSB, and the MSB exits to the carry flag. In other words, in LSL, 0 is




moved to the LSB, and the MSB is moved to the C flag. Notice that this instruction multiplies the content of the register by 2 assuming that after LSL the carry flag is not set. Examine the following code.

```
CLC
                          ; make C = 0 (carry is 0)
LDI
             R20,0x26
                          ;R20 = 0010 \ 0110(38)
                          ;R20 = 0100 \ 1100(76)
LSL
             R20
                          ;R20 = 1001 \ 1000 (152) \ C = 0
LSL
             R20
                          ;R20 = 0011 0000(48)
LSL
             R20
                          ;as C = 1 and content of R20
                          ; is not multiplied by 2
```

LSR instruction

The second shift instruction is LSR. In LSR, as bits are shifted from left to right, 0 enters the MSB, and the LSB exits to the carry flag. In other words, in




LSR, 0 is moved to the MSB, and the LSB is moved to the C flag. Notice that this instruction divides the content of the register by 2 and the carry flag contains the remainder of the division. Examine the following code.

LDI	R20,0x26	;R20 =	2	0010	0110	(38)			
LSR	R20	;R20 =	=	0001	0011	(19)	С	=	0
LSR	R20	;R20 =	=	0000	1001	(9)	С	=	1
LSR	R20	:R20 =	=	0000	0100	(4)	С	=	1

LSR cannot be used to divide signed numbers by 2. See Example 5-31.

ASR instruction

The third shift instruction is ASR, which means arithmetic shift right. The ASR instruction can divide signed numbers by two. In ASR, as bits are



shifted from left to right, the MSB is held constant and the LSB exits to the carry flag. In other words, MSB is not changed but is copied to D6, D6 is moved to D5, D5 is moved to D4, and so on. Examine the following code.

```
;R20 = 1101 0000(-48) c = 0
LDI
            R20,0D60
                         ;R20 = 1110 \ 1000(-24) \ C = 0
            R20
LSR
                         ;R20 = 1111 \ 0100 \ (-12) \ C = 0
            R20
LSR
                         :R20 = 1111 \ 1010(-6)
            R20
LSR
                         ;R20 = 1111 \ 1101(-3)
                                                 C = 0
LSR
            R20
                                                 C = 1
                         ;R20 = 1111 \ 1110(-1)
            R20
LSR
```

Example 5-32 shows how we can use ROR to divide a register by a number that is a power of 2.

Example 5-31

Assume that R20 has the number -6. Show that LSR cannot be used to divide the content of R20 by 2. Why?

Solution:

```
LDI R20,0xFA ;R20 = 1111 1010 (-6)

LSR R20 ;R20 = 0111 1101 (+125)

;-6 divided by 2 is not +125 and
;the answer is not correct
```

Because LSR shifts the sign bit it changes the sign of the number and therefore cannot be used for signed numbers.

Example 5-32

Assume that R20 has the number 48. Show how we can use ROR to divide R20 by 8.

; to divide a number by 8 we can


Solution:

```
; shift it 3 bits to the right. without
                  ;LSR we have to ROR 3 times and
                  ;clear carry flag before
                  ;each rotation
                  ;R20 = 0011 0000 (48)
      R20,0x30
LDI
                  ; clear carry flag
CLC
                  ;R20 = 0001 1000 (24)
ROR
     R20
                  ; clear carry flag
CLC
                  ;R20 = 0000 1100 (12)
      R20
ROR
                  ;clear carry flag
CLC
                  ;R20 = 0000 \ 0110 \ (6)
      R20
ROR
                  ;48 divided by 8 is 6 and
                  the answer is correct
```

SWAP instruction

```
SWAP Rd ; swap nibbles
```

Another useful instruction is the SWAP instruction. It works on R0–R31. It swaps the lower nibble and the higher nibble. In other words, the lower 4 bits are put into the higher 4 bits, and the higher 4 bits are put into the lower 4 bits. See the diagrams below.



Example 5-33 shows how to exchange nibbles of a byte with and without SWAP instruction.

Example 5-33

(a) Find the contents of the R20 register in the following code.

```
LDI R20, 0x72
SWAP R20
```

(b) In the absence of a SWAP instruction, how would you exchange the nibbles? Write a simple program to show the process.

Solution:

```
(a)
      LDI
             R20, 0x72
                                 ;R20 = 0x72
      SWAP
            R20
                                 ;R20 = 0x27
(b)
             R20,0x72
      LDI
      LDI
             R16.4
             R21,0
      LDI
BEGIN:
      CLC
             R20
      ROL
             R21
      ROL
      DEC
             R16
      BRNE
             BEGIN
             R20, R21
      OR
HERE: JMP
             HERE
```

Review Questions

1. What is the value of R20 after the following code is executed?

```
LDI R20,0x40
CLC
ROR R20
ROR R20
ROR R20
ROR R20
```

2. What is the value of R20 after the following code is executed?

```
LDI R20,0x40
CLC
ROL R20
ROL R20
ROL R20
ROL R20
```

3. What is the value of R20 after execution of the following code?

```
LDI R20,0x40
SEC
ROL R20
SWAP R20
```

4. What is the value of R20 after execution of the following code?

```
R20,0x00
LDI
SEC
ROL
      R20
CLC
      R20
ROL
SEC
      R20
ROL
CLC
      R20
ROL
SEC
ROL
      R20
CLC
      R20
ROL
SEC
ROL
      R20
CLC
ROL
      R20
```

- 5. What is the value of R20 after execution of the last code if you replace ROL with the ROR instruction?
- 6. How many LSR instructions are needed to divide a number by 32?

SECTION 5.5: BCD AND ASCII CONVERSION

In this section you will learn about packed and unpacked BCD numbers. We will also show how you can change packed BCD to unpacked BCD and vice versa. Then you will learn to convert ASCII codes to BCD and vice versa.

BCD (binary coded decimal) number system

BCD stands for binary coded decimal. BCD is needed because in everyday life we use the digits 0 to 9 for numbers, not binary or hex numbers. Binary representation of 0 to 9 is called BCD (see Figure 5-3). In computer literature, one encounters two terms for BCD numbers: (1) unpacked BCD, and (2) packed BCD. We describe each one next.

Digit	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Figure 5-3. BCD Code

Unpacked BCD

In unpacked BCD, the lower 4 bits of the number represent the BCD number, and the rest of the bits are 0. For example, "0000 1001" and "0000 0101" are unpacked BCD for 9 and 5, respectively. Unpacked BCD requires 1 byte of memory, or an 8-bit register, to contain it.

Packed BCD

In packed BCD, a single byte has two BCD numbers in it: one in the lower 4 bits, and one in the upper 4 bits. For example, "0101 1001" is packed BCD for 59H. Only 1 byte of memory is needed to store the packed BCD operands. Thus, one reason to use packed BCD is that it is twice as efficient in storing data.

ASCII numbers

On ASCII keyboards, when the key "0" is activated, "011 0000" (30H) is provided to the computer. Similarly, 31H (011 0001) is provided for key "1", and so on, as shown in Table 5-3.

Table 5-3: <i>A</i>	SCII and	BCD Cod	les for D)igits 0–9
----------------------------	----------	---------	-----------	------------

Key	ASCII (hex)	Binary	BCD (unpacked)
$\overline{0}$	30	011 0000	0000 0000
1	31	011 0001	0000 0001
2	32	011 0010	0000 0010
3	33	011 0011	0000 0011
4	34	011 0100	0000 0100
5	35	011 0101	0000 0101
6	36	011 0110	0000 0110
7	37	011 0111	0000 0111
8	38	··· 011 1000	0000 1000
9	39	011 1001	0000 1001

It must be noted that BCD numbers are universal, although ASCII is standard in the United States (and many other countries). Because the keyboard, printers, and monitors all use ASCII, how does data get converted from ASCII to BCD, and vice versa? These are the subjects covered next.

Packed BCD to ASCII conversion

In many systems we have what is called a *real-time clock* (RTC). The RTC provides the time of day (hour, minute, second) and the date (year, month, day) continuously, regardless of whether the power is on or off (see Chapter 16). This data, however, is provided in packed BCD. For this data to be displayed on a device such as an LCD, or to be printed by the printer, it must be in ASCII format.

To convert packed BCD to ASCII, you must first convert it to unpacked BCD. Then the unpacked BCD is tagged with 011 0000 (30H). The following demonstrates converting packed BCD to ASCII. See also Example 5-34.

Packed BCD	Unpacked BCD	ASCII
29H	02H & 09H	32H & 39H
0010 1001	0000 0010 &	0011 0010 &
	0000 1001	0011 1001

Example 5-34

Assume that R20 has packed BCD. Write a program to convert the packed BCD to two ASCII numbers and place them in R21 and R22.

Solution:

.INCL	UDE	"M32DEF.INC	п
	LDI	R20,0x29	; the packed BCD to be converted is 29
		R21,R20 R21,0x0F R21,0x30	;R21 = R20 = 29H ;mask the upper nibble (R21 = 09H) ;make it ASCII (R21 = 39H)
		R22,R20 R22 R22,0x0F R22,0x30	;R22 = R20 = 29H ;swap nibbles (R22 = 92H) ;mask the upper nibble (R22 = 02) ;make it ASCII (R22 = 32H)
HERE:	JMP	HERE	

ASCII to packed BCD conversion

To convert ASCII to packed BCD, you first convert it to unpacked BCD (to get rid of the 3), and then combine it to make packed BCD. For example, for 4 and 7 the keyboard gives 34 and 37, respectively. The goal is to produce 47H or "0100 0111", which is packed BCD. This process is illustrated next.

Key	ASCII	Unpacked BCD	Packed BCD
4	34	00000100	
7	37	00000111	01000111 which is 47H

```
LDI
      R21,'4'
                  ;load character 4 to R21
LDI
      R22, '7'
                  ;load character 7 to R22
     R21,0x0F
ANDT
                  ;mask upper nibble of R21
SWAP
     R21
                  ;swap nibbles of R21
                  ; to make upper nibble of packed BCD
ANDI
     R22,0x0F
                  ;mask upper nibble of R22
OR
      R22,R21
                  ; join R22 and R21 to make packed BCD
      R20.R22
VOM
                  ; move the result to R20
```

After this conversion, the packed BCD numbers are processed and the result will be in packed BCD format.

Review Questions

- 1. For the following decimal numbers, give the packed BCD and unpacked BCD representations.
 - (a) 15 (b) 99
 - (c) 25 (d) 55
- 2. Show the binary and hex formats for "76" and its BCD version.
- 3. Does the R20 register contain 54H after the following instruction is executed? LDI R20, 54
- 4. 67H in BCD when converted to ASCII is hex and hex.

SUMMARY

This chapter discussed arithmetic instructions for both signed and unsigned data in the AVR. Unsigned data uses all 8 bits of the byte for data, making a range of 0 to 255 decimal. Signed data uses 7 bits for the data and 1 for the sign bit, making a range of -128 to +127 decimal.

In coding arithmetic instructions for the AVR, special attention has to be given to the possibility of a carry or overflow condition.

This chapter defined the logic instructions AND, OR, XOR, and complement. In addition, AVR Assembly language instructions for these functions were described. These functions are often used for bit manipulation purposes.

Compare and conditional branch instructions were described using different examples.

The rotate and swap instructions of the AVR are used in many applications such as serial devices. These instructions were discussed in detail.

Binary coded decimal (BCD) data represents the digits 0 through 9. Both packed and unpacked BCD formats were discussed. This chapter also described BCD and ASCII conversions.

PROBLEMS

SECTION 5.1: ARITHMETIC INSTRUCTIONS

1. Find the C, Z, and H flags for each of the following:

(a)	LDI	R20,0x3F	(b)	LDI	R20,0x99
()	LDI	R21,0x45	` /	LDI	R21,0x58
	ADD	R20,R21		ADD	R20,R21
(c)	LDI	R20,0xFF	(d)	LDI	R20,0xFF
. ,	CLR	R21		LDI	R21,0x1
	SEC			ADD	R20,R21
	ADC	R20,R21			

- 2. Write a program to add 25 to the day of your birthday and save the result in R20.
- 3. Write a program to add the following numbers and save the result in R20. 0x25, 0x19, 0x12
- 4. Modify Problem 3 to add the result with 0x3D.
- 5. State the steps that the SUB instruction will go through for each of the follow-
 - (a) 23H 12H
- (b) 43H 53H
- (c) 99 99
- 6. For Problem 5, write a program to perform each operation.
- 7. Write a program to add 7F9AH to BC48H and save the result in R20 (low byte) and R21 (high byte).
- 8. Write a program to subtract 7F9AH from BC48H and save the result in R20 (low byte) and R21 (high byte).
- 9. Show how to perform 77×34 in the AVR.
- 10. Show how to perform 64/4 in the AVR.
- 11. The MUL instruction places the result in registers _____ and ____

SECTION 5.2: SIGNED NUMBER CONCEPTS AND ARITHMETIC **OPERATIONS**

- 12. Show how the following numbers are represented by the assembler:
 - (a) -23
- (b) +12
- (c) -28

- (d) + 6FH
- (e) -128
- (f) + 127
- 13. The memory addresses in computers are _____ (signed, unsigned) numbers.
- 14. Write a program for each of the following and indicate the status of the V flag for each:
 - (a) (+15) + (-12)
- (b) (-123) + (-127)
- (c) (+25H) + (+34H) (d) (-127) + (+127)
- 15. Explain the difference between the C and V flags and where each one is used.
- 16. When is the V flag raised? Explain.
- 17. Which register holds the V flag?
- 18. How do you detect the V flag in the AVR? How do you detect the C flag?

SECTION 5.3: LOGIC AND COMPARE INSTRUCTIONS

19. Find the contents of register R20 after each of the following instructions:

```
(a)
           R20,0x65
                        (b)
                                     R20, 0x70
    LDI
                               LDI
    LDI
           R21,0x76
                               LDI
                                     R21, 0x6B
                                     R20, R21
    AND
           R20,R21
                               OR
(c) LDI
           R20.0x95
                        (d)
                                     R20, 0x5D
                               LDI
    LDI
           R21,0xAA
                               LDI
                                     R21, 0x75
    EOR
          R20, R21
                                     R20, R21
                               AND
(e) LDI
                        (f)
                                     R20, 0x6A
          R20,0x0C5
                               LDI
    LDI
          R21,0x12
                               LDI
                                     R21, 0x6E
    OR
           R20, R21
                                     R20, R21
                               EOR
(g) LDI
          R20,0x37
    LDI
           R21,0x26
    OR
           R20, R21
```

- 20. Explain how the BRSH instruction works.
- 21. Does the compare instruction affect the flag bits of the status register?
- 22. Assume that R20 = 85H. Indicate whether the conditional branch is executed in each of the following cases:

23. For Problem 22, indicate the value in R20 after execution of each program.

SECTION 5.4: ROTATE AND SHIFT INSTRUCTIONS AND DATA SERIALIZATION

24. Find the contents of R20 after each of the following is executed:

(a)	LDI SWAP	R20, R20	0x56	(b)	LDI SEC	R20,	0 x 39
	CLC				ROL	R20	
	ROR	R20			ROL	R0	
	ROR	R20					
(-)				<i>(</i> 1)			
							חכת
(c)	CLC			(d)	CP	R20,	R20
(0)	LDI	R20,	0×4D	(a)	PDI Cb	•	0x7A
(0)		R20, R20	0×4D	(a)		•	
(0)	LDI	•	0x4D	(a)	LDI	R20,	

- 25. Show the code to replace the SWAP instruction:
 - (a) using the ROL instruction
 - (b) using the ROR instruction
- 26. Write a program that finds the number of zeros in an 8-bit data item.

- 27. Write a program that finds the position of the first high in an 8-bit data item. The data is scanned from D0 to D7. Give the result for 68H.
- 28. Write a program that finds the position of the first high in an 8-bit data item. The data is scanned from D7 to D0. Give the result for 68H.

SECTION 5.5: BCD AND ASCII CONVERSION

- 29. Write a program to convert the following packed BCD numbers to ASCII. Place the ASCII codes into R20 and R21.
 - (a) 0x76
 - (b) 0x87
- 30. For 3 and 2 the keyboard gives 33H and 32H, respectively. Write a program to convert these values to packed BCD and store the result in R20.

ANSWERS TO REVIEW QUESTIONS

SECTION 5.1: ARITHMETIC INSTRUCTIONS

- 1. R1:R0
- 2. No. Because immediate addressing mode is not supported.
- 3. 255, 255.
- 4. False.
- 5. R20.
- 6. We cannot use immediate addressing mode with ADD.
- 7. "ADI R1,0x04"
- 8. R1
- 9. (a) R21 = 00 and C = 1
 - (b) R21 = FF and C = 0

10.

11. R1 = 95H - 4FH - 1 = 45H, C = 0.

SECTION 5.2: SIGNED NUMBER CONCEPTS AND ARITHMETIC OPERATIONS

- 1. D7
- 2. 16H is 00010110 in binary and its 2's complement is 1110 1010 or -16H = EA in hex.
- 3. -128 to +127
- 4. +9 = 00001001 and -9 = 11110111 or F7 in hex.
- 5. An overflow is a carry into the sign bit (D7), but the carry is a carry out of register.

SECTION 5.3: LOGIC AND COMPARE INSTRUCTIONS

- 1. (a) 02 H
 - (b) FF H
 - (c) FD H
- 2. Zero
- 3. One
- 4. All zeros

- 5. False
- 6. 66H

SECTION 5.4: ROTATE AND SHIFT INSTRUCTIONS AND DATA SERIALIZATION

- 1. 04H
- 2. 02H
- 3. 18H
- 4. AAH
- 5. 55H
- 6. 5 LSL instructions

SECTION 5.5: BCD AND ASCII CONVERSION

- 1. (a) 15H = 0001 0101 packed BCD, 0000 0001,0000 0101 unpacked BCD
 - (b) 99H = 1001 1001 packed BCD, 0000 1001,0000 1001 unpacked BCD
 - (c) 25H = 0010 0101 packed BCD, 0000 0010,0000 0101 unpacked BCD
 - (d) 55H = 0101 0101 packed BCD, 0000 1001,0101 0101 unpacked BCD
- 2. 3736H = 00110111 00110110B and in BCD we have 76H = 0111 0110B
- 3. No. We need to write it as 0x54 (to indicate that it is hex) or 0b01010100. The value 54 is interpreted as 36H by the assembler.
- 4. 36H, 37H