# 1. CAN Bus


#### 1.1. CAN Overview

The CAN module is a controller for the Controller Area Network (CAN) used in automotive and general industrial environments. It implements the CAN 2.0A/B protocol as defined in the BOSCH CAN bus specification 2.0.

The CAN controller includes the following features:

- Supports industry-standard AMBA Peripheral Bus (APB) and it is fully compliant with the AMBA Specification, Revision 2.0
- Supports APB 32-bit bus width operation
- Supports the CAN 2.0A and 2.0B protocol specification
- Programmable data rate up to 1Mbps
- 64 byte receive buffers
- Support one-shot transmission option
- Supports two configurable filter modes
- Supports listen only mode
- Supports self-test mode


#### 1.2. CAN System Block Diagram



#### 1.3. CAN Bit Time Configuration



CAN bit timing segment



NBT x BPR =  $f_{base}$  /  $f_{canbus}$ ,  $f_{base}$  =  $f_{osc}$  / 2 = 1 / (2 x  $t_{clk}$ ), (NBT = 8~25 recommended)

$$TQ = 2 x t_{clk} x (32 x BRP.5 + 16 x BRP.4 + 8 x BRP.3 + 4 x BRP.2 + 2 x BRP.1 + BRP.0 + 1)$$

$$t_{clk} = 1/f_{osc} \label{eq:tclk}$$

$$t_{syncseg} = 1 \times TQ$$

$$t_{tseg1} = \!\! TQ\;x\;(8\;x\;TSEG1.3 + 4\;x\;TSEG1.2 + 2\;x\;TSEG1.1 + TSEG1.0 + 1)$$

$$t_{tseg2}\!\!=\!\!TQ\;x\;(4\;x\;TSEG2.2+2\;x\;TSEG2.1+TSEG2.0+1)$$

#### 1.4. CAN Controller Register List

Module Name	Base Address	
CAN controller	0x01C2BC00	

Register Name	Offset	Description
CAN_MSEL	0x0000	CAN mode select register
CAN_CMD	0x0004	CAN command register
CAN_STA	0x0008	CAN status register
CAN_INT	0x000C	CAN interrupt register
CAN_INTEN	0x0010	CAN interrupt enable register
CAN_BUSTIME	0x0014	CAN bus timing register
CAN_TEWL	0x0018	CAN TX error warning limit register
CAN_ERRC	0x001c	CAN error counter register
CAN_RMCNT		CAN receive message counter
	0x0020	register
CAN_RBUF_SADDR		CAN receive buffer start address
	0x0024	register
CAN_TRBUF0		CAN TX/RX message buffer 0
	0x0040	register
CAN_TRBUF1		CAN TX/RX message buffer 0
	0x0044	register
CAN_TRBUF2		CAN TX/RX message buffer 0
	0x0048	register
CAN_TRBUF3		CAN TX/RX message buffer 0
	0x004c	register

CAN_TRBUF4		CAN TX/RX message buffer 0
	0x0050	register
CAN_TRBUF5		CAN TX/RX message buffer 0
	0x0054	register
CAN_TRBUF6		CAN TX/RX message buffer 0
	0x0058	register
CAN_TRBUF7		CAN TX/RX message buffer 0
	0x005c	register
CAN_TRBUF8		CAN TX/RX message buffer 0
	0x0060	register
CAN_TRBUF9		CAN TX/RX message buffer 0
	0x0064	register
CAN_TRBUF10		CAN TX/RX message buffer 0
	0x0068	register
CAN_TRBUF11		CAN TX/RX message buffer 0
	0x006c	register
CAN_TRBUF12		CAN TX/RX message buffer 0
	0x0070	register
CAN_ACPC	0x0040	CAN acceptance code 0 register
CAN_ACPM	0x0044	CAN acceptance mask 0 register
CAN_RBUF_RBACK		CAN transmit buffer for read back
	0x180~0x1b0	register

# 1.5. CAN Controller Register Description

# 1.5.1. CAN Mode Select Register

			Register Name: CAN_MOD_SEL
Offset: 0x0000			Default Value: 0x0000_0001
Bit	R/W	Default	Description
31:5	/	/	/
			SLEEP_SEL
			Sleep Mode
			1 - Sleep. The controller enters its Sleep Mode provided no CAN
			interrupt is pending and there is no bus activity.
			0 - Wake-up (normal operation). If sleeping, the controller wakes
			up.
4	R/W	0	(This bit can only be written in Reset Mode)
			ACP_FLT_MOD_SEL
			Acceptance Filter Mode Select
			1 - Single Filter. Receive data MOD.3 AFM Acceptance Filter
3	R/W	0	Mode1 filtered using one 4-byte filter

			0 - Dual Filter. Receive data filtered using two shorter filters.
			LB_MOD
			Loopback Mode
			1 - Self Test enabled.
			0 - Normal operation. An acknowledgement is required for
2	R/W	0	successful transmission.
			LST_ONLY
			Listen Only Mode
			1 - Listen Only enabled.
			0 - Normal operation. The error counters are stopped at the current
1	R/W	0	value.
			RST
			Reset Mode
			1 – Reset mode selected.
0	R/W	1	0 - Normal operation. The controller returns to Operating Mode

### 1.5.2. CAN Command Register

			Register Name: CAN_CMD_REG
Offset: 0x0004			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:6	/	/	/
			BUS_OFF
			Bus off Request
5	W	0	Set this bit to 1 to initial a CPU-driven BUS OFF event.
			SELF_REQ
			Self Reception Request
			Set this bit to 1 to make a message to be transmitted and received
4	W	0	simultaneously
			CLR_OR_FLAG
			Clear Data Overrun Flag
			Set this bit to 1 to clear the data overrun flag signaled by the data
3	W	0	overrun status bit.
			REL_RX_BUF
			Release Rx Buffer
2	W	0	Set this bit to 1 to release receive buffer
			ABT_REQ
			Abort Request
			Set this bit to 1 to request to abort the current message
1	W	0	transmission
			TRANS_REQ
			Transmission Request
0	W	0	Set this bit to 1 to request to transmit a message

#### 1.5.3. CAN Status Register

			Register Name: CAN_STA_REG
Offset: 0x0008			Default Value: 0x0000_003c
Bit	R/W	Default	Description
31:24	/	/	/
			ERR_CODE
			Error Capture Error Code
			0 - Bit error
			1 - Form error
			2 - Stuff error
23:22	R	0	3 - Some other type of error
			ERR_DIR
			Error Capture Direction
			1 - the error occurred during reception
21	R	0	0 - the error occurred during transmission
			ERR_SEG_CODE
			Error Capture Segment Code
			00011 - Start of frame
			00010 - ID.28 to ID.21
			00110 - ID.20 to ID.18
			00100 - SRTR bit
			00101 - IDE bit
			00111 - ID.17 to ID.13
			01111 - ID.12 to ID.5
			01110 - ID.4 to ID.0
			01100 - RTR bit
			01101 - Reserved bit 1
			01001 - Reserved bit 0
			01011 - Data Length Code
			01010 - Data Field
			01000 - CRC sequence
			11000 - CRC delimiter
			11001 - Acknowledge
			11011 - Acknowledge delimiter
			11010 - End of frame
			10010 - Intermission
			10001 - Active error flag
			10110 - Passive error flag
			10011 - Tolerate dominant bits
			10111 - Error delimiter
20:16	R	0	11100 - Overload flag
15:13	-	-	/
12:8	R	0	ARB_LOST

			Arbitration Lost Capture
			$[0\sim10]$ – Arbitration lost in bit $[0\sim10](1^{st}\sim11^{th})$ bit of ID,
			ID.28~ID.18).
			11 - Arbitration lost in bit[11](SRTR bit ).
			12 - Arbitration lost in bit[12](IDE bit ).
			[13~30] – Arbitration lost in bit[13 $^{th}$ ~30 $^{th}$ ](12 $^{th}$ ~29 $^{th}$ bit of ID,
			ID.17~ID.0).
			31 - Arbitration lost in bit[31](RTR bit ).
			BUS_STA
			Bus Status
			1 - The controller is in 'Bus Off' state and is not involved in bus
			activities
7	R	0	0 - The controller is involved in bus activities
			ERR_STA
			Error Status
			1 - At least one of the error counters has reached or exceeded the
			CPU warning limit defined by the Error Warning Limit Register
			(EWL).
6	R	0	0 - Both error counters are below the warning limit
			TX STA
			Transmit Status
			1 – controller is in the process of transmitting a message
5	R	1	0 – nothing is currently being Transmitted
3	- 1	1	RX_STA
			Receive Status
			1 – controller is in the process of receiving a message
1	R	1	
4	K	1	0 – nothing is currently being received
			TX_OVER
			Transmission Complete
			1 – The last requested transmission has been successfully
			completed
3	R	1	0 - The last requested transmission has not been completed
			TX_RDY
			Tx Buffer Ready
			1 – Tx buffer ready.
2	R	1	0 – Tx buffer not ready.
			DATA_OR
			Data overrun
			1 – data buffer overrun
1	R	0	0 – data buffer not overrun
			RX_RDY
			1 – Rx buffer is not empty.
0	R	0	0 – Rx buffer is empty.
_			r v r r v r

# 1.5.4. CAN Interrupt Register

			Register Name: CAN_INT_REG
Offset: 0x000c			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
31.0	/	/	BERR
			Bus Error Interrupt
			Set when the controller detects an bit error on the CAN bus
7	R	0	This is a wirte-1-to-clear bit.
,	K	0	ARB_LOST
			Arbitration Lost Interrupt
			Set when the controller loses arbitration and becomes a receiver
6	R	0	This is a wirte-1-to-clear bit.
0	K	0	ERR PASSIVE
			_
			Error Passive Interrupt  Set when the controller recenters error active state after being in
			Set when the controller re-enters error active state after being in
			error passive state or when at least one error counter exceeds the
_	D	0	protocol-defined level of 127
5	R	0	This is a wirte-1-to-clear bit.
			WAKEUP
			Wake-Up Interrupt
			Set when bus activity is detected while the CAN controller is
4			sleeping
4	R	0	This is a read-to-clear bit.
			DATA_OR
			Data Overrun Interrupt
2		0	Set on a '0-to-1' transition of the Data Overrun Status bit
3	R	0	This is a wirte-1-to-clear bit.
			ERR
			Error Warning Interrupt
			Set on every change (set or clear) of either the Bus Status or Error
	_		Status bits (SR.7,SR.6)
2	R	0	This is a wirte-1-to-clear bit.
			TX_FLAG
			Transmit Interrupt Flag
			Set whenever the Transmit Buffer Status (SR.2) changes from
	_		'0-to-1' (released)
1	R	0	This is a wirte-1-to-clear bit.
			RX_FLAG
			Receive Interrupt Flag
			Set whenever the Receive Buffer contains one or more messages.
0	R	0	Cleared when the release Receive Buffer command (CMR. 2) is

issued, provided there is no further data to read in the Receive
Buffer.
This is a wirte-1-to-clear bit.

### 1.5.5. CAN Interrupt Enable Register

			Register Name: CAN_INTE_REG
Offset: 0x0010			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			BERR_EN
			Bus Error Interrupt Enable
			1 – bus error interrupt enable
7	R/W	0	0 – bus error interrupt disable
			ARB_LOST_EN
			Arbitration Lost Interrupt Enable
			1 – arbitration lost interrupt enable
6	R/W	0	0 – arbitration lost interrupt disable
			ERR_PASSIVE_EN
			Error Passive Interrupt Enable
			1 – error passive interrupt enable
5	R/W	0	0 – error passive interrupt disable
			WAKEUP_EN
			Wake-Up Interrupt Enable
			1 – wake up interrupt enable
4	R/W	0	0 – wake up interrupt disable
			OR_EN
			Data Overrun Interrupt Enable
			1 – data overrun interrupt enable
3	R/W	0	0 – data overrun interrupt disable
			ERR_WRN_EN
			Error Warning Interrupt Enable
			1 - Error Warning Interrupt Enable
2	R/W	1	0 - Error Warning Interrupt Disable
			TX_EN
			Transmit Interrupt Enable
			1 – transmit interrupt enable
1	R/W	1	0 – transmit interrupt disable
			RX_EN
			Receive Interrupt Enable
			1 – receive interrupt enable
0	R/W	0	0 - receive interrupt disable

### 1.5.6. CAN Bus Timing Register

			Register Name: CAN_BUS_TIME
Offset: 0x0014			<b>Default Value: 0x0000_0000</b>
Bit	R/W	Default	Description
31:24	/	/	/
			SAM
			Sample Point Control
			0 – Bus line is sampled once at the sample point
			1 – Bus line is sampled three times at the sample point
23	R/W	0	This bit is only writable in reset mode.
			PHSEG2
			Phase Segment 2
			[07] – [18] Tq clock cycle(s)
[22:20]	R/W	0	These bits are only writable in reset mode.
			PHSEG1
			Phase Segment 1
			[015] – [116] Tq clock cycle(s)
[19:16]	R/W	0	These bits are only writable in reset mode.
			SJW
			Synchronization Jump Width
			The SJW defines the maximum number of Tq clock cycles a bit
			can be shortened or lengthened to achieve resynchronization to
			data transitions on the bus.
			0 – 1 Tq clock cycle
			1 – 2 Tq clock cycles
			2 – 3 Tq clock cycles
			3 – 4 Tq clock cycles
[15:14]	R/W	0	These bits are only writable in reset mode.
[13:10]	/	/	/
			TQ_BRP
			Time Quanta Baud Rate Prescaler
			These bits determine the time quanta (Tq) clock which is used to
			build up the individual bit timing.
[9:0]	R/W	0	These bits are only writable in reset mode.

# 1.5.7. CAN TX Error Warning Limit Register

			Register Name: CAN_EWL_REG
Offset: 0x0018			Default Value: 0x0000_0060
Bit	R/W	Default	Description
31:8	/	/	/
			ERR_WRN_LMT
			Error Warning Limit
7:0	R/W	0x60	These bits define the number of errors after which an Error

Warning Interrupt should be generated (if enabled).
These bits are only writable in reset mode.

### 1.5.8. CAN Error Counter Register

			Register Name: CAN_REC_REG
Offset: 0x001c			Default Value: 0x0000_0000
Bit	Bit R/W Default		Description
31:24	/	/	/
			RX_ERR_CNT
			Receive Error Counter
			These bits record the current value of receive counter
23:16	R/W	0	These bits are only writable in reset mode.
15:8	/	/	/
			TX_ERR_CNT
			Transmit Error Counter
			These bits record the current value of transmit counter
7:0	R/W	0	These bits are only writable in reset mode.

#### 1.5.9. CAN Receive Message Counter

Offset: 0x0020			Register Name: CAN_RMSGC_REG Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			RX_MSG_CNT
7:0	R	0	CAN receive message counter

### 1.5.10. CAN Receive Buffer Start Address Register

			Register Name: CAN_RSADDR_REG
Offset: 0x0024			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:6	/	/	/
			RX_BUFF_SADDR
			CAN receive buffer start address pointer
5:0	R/W	0	These bits are only writable in reset mode.

### 1.5.11. CAN TX/RX Message Buffer 0 Register (transfer mode)

Offset: 0x0040			Register Name: CAN_TXBUF0 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
7	R/W	0	EFF

			Extend frame flag
			1 – Extend frame
			0 – Standard frame
			RTR
			Remote Transmit
			1 – remote frame
6	R/W	0	0 – normal frame
5:4	/	/	/
			Data Length
3:0	R/W	0	Date length of message requested to send

#### 1.5.12. CAN TX/RX Message Buffer 1 Register (transfer mode)

			Register Name: CAN_TXBUF1
Offset: 0x0044			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
7:0	R/W	0	ID[28:21]

#### 1.5.13. CAN TX/RX Message Buffer 2 Register (transfer mode)

Offset: 0x0048			Register Name: CAN_TXBUF2 Default Value: 0x0000_0000
Bit R/W Default		Default	Description
31:8	/	/	/
			SID
			Standard ID
7:5	R/W	0	SEF-ID[20:18] / EFF-ID[20:18]
			EID
			Extended ID
4:0	R/W	0	EFF- ID[17:13]

#### 1.5.14. CAN TX/RX Message Buffer 3 Register (transfer mode)

Offset: 0x004c			Register Name: CAN_TXBUF3 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA1_EID
7:0	R/W	0	SFF - TX data byte 1 / EFF- ID[12:5]

#### 1.5.15. CAN TX/RX Message Buffer 4 Register (transfer mode)

	Register Name: CAN_TXBUF4
Offset: 0x0050	Default Value: 0x0000_0000

Bit	R/W	Default	Description
31:8	/	/	/
			SDATA2_EID
7:3	R/W	0	SFF-TX data byte2[7:3] / EFF-ID[4:0]
			SDATA2
2:0	R/W	0	SFF-TX data byte2[2:0]

#### 1.5.16. CAN TX/RX Message Buffer 5 Register (transfer mode)

			Register Name: CAN_TXBUF5
Offset: 0x0054			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA3_EDATA1
7:0	R/W	0	SFF-TX data byte 3 / EFF- TX data byte 1

#### 1.5.17. CAN TX/RX Message Buffer 6 Register (transfer mode)

Offset: 0x0058			Register Name: CAN_TXBUF6 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA4_EDATA2
7:0	R/W	0	SFF-TX data byte 4 / EFF- TX data byte 2

#### 1.5.18. CAN TX/RX Message Buffer 7 Register (transfer mode)

			Register Name: CAN_TXBUF7
Offset: 0x005c			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA5_EDATA3
7:0	R/W	0	SFF-TX data byte 5 / EFF- TX data byte 3

#### 1.5.19. CAN TX/RX Message Buffer 8 Register (transfer mode)

0.00	00.50		Register Name: CAN_TXBUF8
Offset: 0x0060			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA6_EDATA4
7:0	R/W	0	SFF-TX data byte 6 / EFF- TX data byte 4

#### 1.5.20. CAN TX/RX Message Buffer 9 Register (transfer mode)

Offset: 0x0064	Register Name: CAN_TXBUF9
----------------	---------------------------

			Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA7_EDATA5
7:0	R/W	0	SFF-TX data byte 7 / EFF- TX data byte 5

#### 1.5.21. CAN TX/RX Message Buffer 10 Register (transfer mode)

Offset: 0x0068			Register Name: CAN_TXBUF10 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			SDATA8_EDATA6
7:0	R/W	0	SFF-TX data byte 8 / EFF- TX data byte 6

#### 1.5.22. CAN TX/RX Message Buffer 11 Register (transfer mode)

Offset: 0x006c			Register Name: CAN_TXBUF11 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			EDATA7
7:0	R/W	0	EFF- TX data byte 7

#### 1.5.23. CAN TX/RX Message Buffer 12 Register (transfer mode)

Offset: 0x0070			Register Name: CAN_TXBUF12 Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			EDATA8
7:0	R/W	0	EFF- TX data byte 8

#### 1.5.24. CAN Acceptance Code Register (reset mode)

			Register Name: CAN_AC0_REG
Offset: 0x0040			Default Value: 0x0000_0000
Bit	R/W	Default	Description
			CAN_ACP_CODE
31:0	R/W	0	CAN acceptance code byte[3:0]

#### 1.5.25. CAN Acceptance Mask Register (reset mode)

			Register Name: CAN_AM0_REG
Offset: 0x	<b>k</b> 0044		Default Value: 0x0000_0000
Bit	R/W	Default	Description

31:8	/	/	reserved
			CAN_ACP_MSK
7:0	R/W	0	CAN acceptance mask byte[3:0]

### 1.5.26. CAN TX Message Buffer for Read Register

Offset: 0x0180~0x01b0			Register Name: CAN_WBUF_RD Default Value: 0x0000_0000
Bit	R/W	Default	Description
31:8	/	/	/
			TBUF_RD_BACK
			TX message buffer for read back.
			Each register is 32-bit width register, but only the lower 8 bits are
7:0	R	0	valid to access. All higher 24 bits will return 0 when be read.