The instruction set of Intel® 8080 / 8085 microprocessors

```
One byte transfers
                                                      Two bytes transfers
MOV R1, R2.
                     R1 \leftarrow R2.
                                                      LXI RP, D16.
                                                                            RPL \leftarrow D16L, RPH \leftarrow D16H.
MOV R, M.
                      R \leftarrow M[HL].
                                                      SHLD ADR.
                                                                             M[ADR] \leftarrow L, M[ADR+1] \leftarrow H.
MOV M. R.
                      M[HL] \leftarrow R.
                                                                            L \leftarrow M[ADR], H \leftarrow M[ADR+1].
M[SP - 1] \leftarrow RPH, M[SP - 2] \leftarrow RPL, SP \leftarrow SP - 2.
                                                      LHLD ADR.
MVI R, D8.
                      R \leftarrow D8.
                                                      PUSH RP.
                                                                            M[SP-1] \leftarrow A, M[SP-2] \leftarrow F, SP \leftarrow SP-2.

RPL \leftarrow M[SP], RPH \leftarrow M[SP+1], SP \leftarrow SP+2.
                      M[HL] \leftarrow D8.
MVI M. D8.
                                                      PUSH PSW.
STAX RP.
                      M[RP] \leftarrow A.
                                                      POP RP.
                                                      POP PSW.*
LDAX RP.
                      A \leftarrow M[RP].
                                                                             F \leftarrow M[SP], A \leftarrow M[SP + 1], SP \leftarrow SP + 2.
                                                                             SP \leftarrow HL.
STA ADR.
                      M[ADR] \leftarrow A.
                                                      SPHL.
                      A \leftarrow M[ADR].
LDA ADR.
                                                      Exchange of bytes
Input and output instructions
                                                                     H \leftrightarrow D, L \leftrightarrow E.
                                                      XCHG.
                      A \leftarrow PORT.
IN PORT.
                                                      XTHL.
                                                                     L \leftrightarrow M[SP], H \leftrightarrow M[SP + 1].
OUT PORT.
                      PORT \leftarrow A.
Arithmetic and logic instructions with one operand
8-bit instructions
CMC.** CY \leftarrow \neg CY.
                                     INR R.***
                                                                                                Decimal adjust
                                                           R \leftarrow R + 1.
STC.**
              CY \leftarrow 1.
                                     DCR R.***
                                                           R \leftarrow R - 1.
                                     INR M.***
                                                           M[HL] \leftarrow M[HL] + 1.
               A \leftarrow \neg A.
                                                                                                DAA.*
                                                                                                               If A_{3-0} > 9 or AC = 1,
CMA.
                                     DCR M.***
                                                           M[HL] \leftarrow M[HL] - 1.
                                                                                                               then A_{3-0} \leftarrow A_{3-0} + 6;
                                                           RP \leftarrow RP + 1.
                                                                                                               if A_{7-4} > 9 or CY = 1,
                                     INX RP.
                                     DCX RP.
                                                           RP \leftarrow RP - 1.
                                                                                                               then A_{7-4} \leftarrow A_{7-4} + 6.
Arithmetic and logic instructions with two operands
8-bit instructions
ADD R.*
                                                                                                        ADD M.*
                A \leftarrow A + R.
                                                  ADI D8.*
                                                                   A \leftarrow A + D8.
                                                                                                                         A \leftarrow A + M[HL].
ADC R.*
                A \leftarrow A + R + CY.
                                                  ACI D8.*
                                                                  A \leftarrow A + D8 + CY.
                                                                                                        ADC M.*
                                                                                                                         A \leftarrow A + M[HL] + CY.
SUB R.*
                                                  SUI D8.*
                                                                                                        SUB M.*
                A \leftarrow A - R.
                                                                   A \leftarrow A - D8.
                                                                                                                         A \leftarrow A - M[HL].
SBB R.*
                A \leftarrow A - (R + CY).
                                                  SBI D8.*
                                                                   A \leftarrow A - (D8 + CY).
                                                                                                       SBB M.*
                                                                                                                         A \leftarrow A - (M[HL] + CY).
                                                  ANI D8.*
                                                                                                        ANA M.*
                A \leftarrow A \wedge R.
ANA R.*
                                                                   A \leftarrow A \land D8.
                                                                                                                         A \leftarrow A \land M[HL].
ORA R.*
                                                  ORI D8.*
                                                                                                        ORA M.*
                A \leftarrow A \lor R.
                                                                   A \leftarrow A \lor D8.
                                                                                                                         A \leftarrow A \vee M[HL].
XRA R.*
                A \leftarrow A \ \forall \, R.
                                                  XRI D8.*
                                                                                                        XRA M.*
                                                                   A \leftarrow A \forall D8.
                                                                                                                         A \leftarrow A \forall M[HL].
CMP R.*
                A - R.
                                            Accumulator content rotation instructions
                A - M[HL].
CMP M.*
CPI D8.*
                A - D8.
                                            RLC.** A_{n+1} \leftarrow A_n, n = 0-6, A_0 \leftarrow A_7, CY \leftarrow A_7. Rotate to left.
                                           RRC.** A_n \leftarrow A_{n+1}, n = 0-6, A_0 \leftarrow A_7, CY \leftarrow A_0. Rotate to right.

RRC.** A_n \leftarrow A_{n+1}, n = 0-6, A_7 \leftarrow A_0, CY \leftarrow A_0. Rotate to right.

RAL.** A_{n+1} \leftarrow A_n, n = 0-6, A_0 \leftarrow CY, CY \leftarrow A_7. Rotate left through carry flag CY.

RAR.** A_n \leftarrow A_{n+1}, n = 0-6, A_7 \leftarrow CY, CY \leftarrow A_0. Rotate right through carry flag CY.
16-bit instructions
DAD RP.** HL \leftarrow HL + RP.
Branch instructions
                                                                    Call to subroutine and return from subroutine instructions
                                                                                        M[SP] \leftarrow PC + 3, SP \leftarrow SP - 2, PC \leftarrow ADR.
PCHL.
                       PC \leftarrow HL.
                                                                    CALL ADR.
JMP ADR.
                       PC \leftarrow M[ADR].
                                                                                        M[SP] \leftarrow PC + 3, SP \leftarrow SP - 2, PC \leftarrow ADR.
                                                                    Ccc ADR.
                       PC \leftarrow M[ADR].
Jcc ADR.
                                                                    RST N.
                                                                                        PC \leftarrow 8 \times N \ (N = 0, 1, ..., 7). \ 8 \times N = ADR.
                                                                                        ADR = 0_{16}, 8_{16}, 10_{16}, 18_{16}, 20_{16}, 28_{16}, 30_{16}, 38_{16}.
                                                                                        PC \leftarrow M[SP], SP \leftarrow SP + 2.

PC \leftarrow M[SP], SP \leftarrow SP + 2.
                                                                    RET.
Microprocessor control instructions
                                                                    Rcc.
EI
          Enable interrupts.
                                                                    Format of flags register F
DI
          Disable interrupts.
HLT
          Halt.
                                                                    D7 D6 D5 D4 D3 D2 D1 D0
         PC \leftarrow PC + 1. No operation.
NOP
                                                                                0 AC 0
```

Notes:

- * instruction affects all flags.
- ** instruction affects only flag CY.
- *** instruction affects all flags except CY.
- R, R1, R2 the contents of registers A, B, C, D, E, H or L (8-bits);
- **M** memory location, whose address is in register pair **HL**;
- M[HL] content of the memory location, whose address is in register pair HL (8-bits);
- **D8** 8-bit immediate data or direct operand (second byte of the instruction);
- **D16** 16-bit immediate data or direct operand (second and third byte of the instruction);
- D16L and D16H lower and higher byte of 16-bit immediate data or direct operand;

ADR – 16-bit address of memory location (second and third byte of the instruction);

M[ADR] – content of the memory location, whose address is specified in second and third byte of the instruction (8-bits):

RP – register pair **BC**, **DE**, **HL** or content of stack pointer **SP** (16-bits);

RPL and **RPH** – low and high order register of register pair;

M[RP] – content of the memory location, whose address is in register pair BC or DE (8-bits);

M[SP] - stack;

SP – 16-bit stack pointer;

PC – 16-bit program counter;

PSW – 16-bit processor status word (contents of register **A** and flags register **F**);

PORT – 8-bit number (address) of input or output port (second byte of the instruction);

N – interrupt maintenance subroutine number;

n – bit number (bits are numbered from right to left from 0 to 7);

cc – branch condition (must be replaced by NZ, Z, NC, C, PO, PE, P or M);

CY – carry bit of flags register F;

 \mathbf{P} – parity bit of flags register \mathbf{F} ;

AC – auxiliary carry bit of flags register **F**;

 \mathbf{Z} – zero bit of flags register \mathbf{F} ;

S – sign bit of flags register F;

 \wedge – logical AND;

∨ – logical inclusive OR;

 \forall – logical exclusive OR;

 \neg – complement;

 \leftarrow – transfer;

 \leftrightarrow – exchange.

The instructions hexadecimal codes of Intel® 8080 / 8085 microprocessors

	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	
0	NOP	LXI B, D16	STAX B	INX B	INR B	DCR B	MVI B, D8	RLC	ı	DAD B	LDAX B	DCX B	INR C	DCR C	MVI C, D8	RRC	0
1	_	LXI D, D16	STAX D	INX D	INR D	DCR D	MVI D, D8	RAL	I	DAD D	LDAX D	DCX D	INR E	DCR E	MVI E, D8	RAR	1
2	RIM ¹	LXI H, D16	SHLD ADR	INX H	INR H	DCR H	MVI H, D8	DAA	ı	DAD H	LHLD ADR	DCX H	INR L	DCR L	MVI L, D8	CMA	2
3	SIM ¹	LXI SP, D16	STA ADR	INX SP	INR M	DCR M	MVI M, D8	STC	I	DAD SP	LDA ADR	DCX SP	INR A	DCR A	MVI A, D8	СМС	3
4	MOV B, B	MOV B, C	MOV B, D	MOV B, E	MOV B, H	MOV B, L	MOV B, M	MOV B, A	MOV C, B	MOV C, C	MOV C, D	MOV C, E	MOV C, H	MOV C, L	MOV C, M	MOV C, A	4
5	MOV D, B	MOV D, C	MOV D, D	MOV D, E	MOV D, H	MOV D, L	MOV D, M	MOV D, A	MOV E, B	MOV E, C	MOV E, D	MOV E, E	MOV E, H	MOV E, L	MOV E, M	MOV E, A	5
6	MOV H, B	MOV H, C	MOV H, D	MOV H, E	MOV H, H	MOV H, L	MOV H, M	MOV H, A	MOV L, B	MOV L, C	MOV L, D	MOV L, E	MOV L, H	MOV L, L	MOV L, M	MOV L, A	6
7	MOV M, B	MOV M, C	MOV M, D	MOV M, E	MOV M, H	MOV M, L	HLT	MOV M, A	MOV A, B	MOV A, C	MOV A, D	MOV A, E	MOV A, H	MOV A, L	MOV A, M	MOV A, A	7
8	ADD B	ADD C	ADD D	ADD E	ADD H	ADD L	ADD M	ADD A	ADC B	ADC C	ADC D	ADC E	ADC H	ADC L	ADC M	ADC A	8
9	SUB B	SUB C	SUB D	SUB E	SUB H	SUB L	SUB M	SUB A	SBB B	SBB C	SBB D	SBB E	SBB H	SBB L	SBB M	SBB A	9
A	ANA B	ANA C	ANA D	ANA E	ANA H	ANA L	ANA M	ANA A	XRA B	XRA C	XRA D	XRA E	XRA H	XRA L	XRA M	XRA A	A
В	ORA B	ORA C	ORA D	ORA E	ORA H	ORA L	ORA M	ORA A	CMP B	CMP C	CMP D	CMP E	СМР Н	CMP L	СМР М	CMP A	В
С	RNZ	POP B	JNZ ADR	JMP ADR	CNZ ADR	PUSH B	ADI D8	RST 0	RZ	RET	JZ ADR		CZ ADR	CALL ADR	ACI D8	RST 1	С
D	RNC	POP D	JNC ADR	OUT PORT	CNC ADR	PUSH D	SUI D8	RST 2	RC	_	JC ADR	IN PORT	CC ADR	_	SBI D8	RST 3	D
E	RPO	РОР Н	JPO ADR	XTHL	CPO ADR	PUSH H	ANI D8	RST 4	RPE	PCHL	JPE ADR	XCHG	CPE ADR	-	XRI D8	RST 5	E
F	RP	POP PSW	JP ADR	DI	CP ADR	PUSH PSW	ORI D8	RST 6	RM	SPHL	JM ADR	EI	CM ADR	-	CPI D8	RST 7	F
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	

¹ Instruction is only supported on the Intel[®] 8085 microprocessor.