8K x 8 Bit Static RAM

FEATURES

· Fast Access Time: 70, 100, 120ns (Max.)

· Low Power Dissipation

Standby (CMOS): 10 µ W (typ) L. Version

: 5 W (typ) LL. Version

Operating:55mW/1MHz

• Single $5V \pm 10\%$ power supply

· TTL compatible inputs and outputs

· Fully Static Operation

- No clock or refresh required

· Three state Output

· Low Data Retention Voltage: 2V (Min.)

 JEDEC Standard pin coniguration KM6264BLP/BLP-L: 28-DIP-600B KM6264BLS/BLS-L: 28-DIP-300 KM6264BLG/BLG-L: 28-SOP-450

GENERAL DESCRIPTION

The KM6264BL/BL-L is 65,536-bit high-speed Static Random Access Memory organized as 8, 192 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM6264 BL/BL-L has an output enable input for precise control of the data outputs.


It also has chip select inputs for the minimum current power down mode.

The KM6264 BL/BL-L has been designed for high speed and low power applications.

It is particularly well suited for battery back-up non-volatile memory applications

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A ₀ -A ₁₂	Address Inputs
WÉ	Write Enable Input
CS1, CS2	Chip Select Inputs
ŌĒ	Output Enable Input
1/O ₁ -1/O ₈	Data Inputs/Outputs
V _{cc}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	٧
Power Dissipation	Pb	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C
Soldering Temperature and Time	Tsolder	260° C, 10 sec(Lead only)	

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.2	_	Vcc+0.5	٧
Input Low Voltage	ViL	-0.5*	· <u>-</u>	0.8	V

^{*} VIL(min)=-3.0V for \leq 50ns pulse

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition		Min	Тур*	Max	Unit
Input Leakage Current	lu	Vin=Vss to Vcc		-2	_	2	μA
Output Leakage Current	lLO	CS1=Vin or OE=Vih or WE=Vil, Vi/o=V	ss to Vcc	-2		2	μΑ
Operation Power	lcc	CS1=Vil, CS2=Vih			15	mA	
Supply Current		VIN=VIH or VIL I/IO=0mA					11//
		Cycle Time=1µS, 100% Duty					
Input Leakage Current Output Leakage Current Operation Power Supply Current Average Operating Current Standby Power Supply Current	lcc1	<u>CS1</u> ≤0.2V, <u>CS2</u> ≥Vcc-0.2V	_	_	10	mA	
		V _{IL} ≤0.2V V _{IH} ≥V _{CC} -0.2V, I _I /o=0mA					
Current	loon	Min Cycle. 100% Duty CS1=VIL,	70ns			55	mA
	ICC2	CS2=Vih, Vin=Vih or Vil lout=0mA	100/120ns		_	45	mA
	Isa	CS1=ViH or CS2=Vil.		_	0.2	2	mA
Standby Power		<u>CS1</u> ≥Vcc-0.2V, <u>CS2</u> ≤ 0.2V or	L		2	100	μΑ
Supply Current	ISB1	CS2≥Vcc-0.2V,			-		
		Vin≥Vcc-0.2 or Vin≤0.2V	LL	_	1	10	μA
Output Low Voltage	Vol	IoL=2.1mA		_	_	0.4	٧
Output High Voltage	Vон	Iон=-1.0mA		2.4		_	٧

^{*}Typ: Vcc=5V, Ta=25° C



CAPACITANCE (f = 1MHz, TA = 25°C)

item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V	_	6	pF
Input/Output Capacitance	C _{I/O}	V _{VO} = 0V	_	8	pF

^{*} Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS (Ta = 0 to 70°C, $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	*C _L = 100 pF + 1 TTL

^{*}CL=30pF for KM6264BL-7/7L

TEST CIRCUIT



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM6264BL-7 KM6264BL-7L		KM6264BL-10 KM6264BL-10L		KM6264BL-12 KM6264BL-12L		Unit
		Min	Max	Min	Max	Min	Max	1
Read Cycle Time	t _{RC}	70		100		120		ns
Address Access Time	t _{AA}		70		100		120	ns
Chip Select to Output	t ₀₀₁ , t ₀₀₂		70		100		120	ns
Output Enable to Valid Output	toE		35		50		60	ns
Chip Enable to Low-Z Output	t _{LZ1} , t _{LZ2}	5		10		10		ns
Output Enable to Low-Z Output	toLZ	5		5		5		ns
Chip Disable to High-Z Output	t _{HZ1} , t _{HZ2}	0	30	0	35	0	40	ns
Output Disable to High-Z Output	t _{onz}	0	30	0	35	0	40	ns
Output Hold from Address Change	tон	10		10		10		ns


WRITE CYCLE

Parameter	Symbol	KM6264BL-7 KM6264BL-7L		KM6264BL-10 KM6264BL-10L		KM6264BL-12 KM6264BL-12L		Unit
		Min	Max	Min	Max	Min	Max	1
Write Cycle Time	t _{wc}	70		100		120		ns
Chip Select to End of Write	tcw	60		80		85		ns
Address Set-Up Time	t _{AS}	0		0		0		ns
Address Valid to End of Write	t _{AW}	60		80		85		ns
Write Pulse Width	t _{WP}	40		60		70		ns
Write Recovery Time	twa	0		0		0		ns
Write to Output High-Z	t _{wHZ}	0	30	0	30	0	30	ns
Data to Write Time Overlap	tow	30		40		50		ns
Data Hold from Write Time	t _{DH}	0		0		0		ns
End Write to Output Low-Z	tow	5		5		10		ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE NO. 1

 $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$




TIMING WAVEFORM OF READ CYCLE NO. 2 $(\overline{WE} = V_{IH})$




Note (READ CYCLE)

- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- At any given temperature and voltage condition, t_{HZ}(max) is less than t_{LZ}(min) both for a given device and from device to device.


TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE (CS2 Controlled)





Notes (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low: A write ends at the earlist transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- 2. tow is measured from the later of CS1 going low or CS2 going high to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as CS1. or WE going high, t_{WR2} applied in case a write ends at CS2 going low.
- If OE, CS2 and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs
 of opposite phase of the output must not be applied because bus contention can occur.
- If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- 7. Dout is the read data of the new address.
- 8. When CS1 is low and CS2 is high; I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

FUNCTIONAL DESCRIPTION

CS1	CS2	WE	OE	Mode	I/O Pin	V _{cc} Current
Н	Х	Х	Х	Power Down	High-Z	I _{SB} , I _{SB1}
X*	L	X	Х	Power Down	High-Z	I _{SB} , I _{SB1}
L	Н	н	Н	Output Disable	High-Z	Icc
L	Н	Н	L	Read	D _{OUT}	Icc
L	H	L	Х	Write	Din	Icc


^{*} Note: X means Don't Care.

DATA RETENTION CHARACTERISTICS (TA = 0 to 70°C)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
V _{CC} for Data Retention	V _{DR}	<u>CS1</u> ≥ V _{CC} – 0.2V*		2.0		5.5	٧
Data Retention Current	I _{DR}	$V_{CC} = 3V$ $\overline{CS}1 \ge V_{CC} - 0.2V$, $CS2 \ge V_{CC} - 0.2V$ or $CS2 \le 0.2V$	L		1	50	μΑ
			LL		0.5	5**	μΑ
Data Retention Set-up Time	t _{SDR}	See Data Retention		0			ns
Recovery Time	t _{RDR}	Wave forms (below	')	t _{RC} ***			ns

- CS1≥V_{CC}-0.2V, CS2≥V_{CC}-0.2V (CS1 Controlled) or CS2≤0.2V (CS2 Controlled)
- ++ 1μA (max.) at 0°C~40°C
- · · · t_{RC}=Read cycle time

DATA RETENTION WAVEFORM (1) (CS1 Controlled)



DATA RETENTION WAVEFORM (2) (CS2 Controlled)

