

FPGA - Fabric, Design and Architecture

This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop.

Vivado / Open FPGA Day 1 FPGA Introduction FPGA Design Flow




Design of a 4-bit counter through Vivado on Basys3 FPGA



Basys 3 Board for Implementation of Design Use of Virtual Input/Output (VIO) Flow of VIO

Day 1 - Exploring FPGA Basics and Vivado

FPGA Architecture




Counter Example in Vivado

A 4-bit up counter is being used for exploring the Vivado tool and OpenFPGA. Below mentioned the RTL for the counter modules that is being used


```
always @(posedge clk) begin
  if(rst) begin
    delay_count<=26'd0;
    div_clk <= 1'b0; //initialise div_clk
  end
  else
    if(delay_count==26'd212) begin
      delay_count<=26'd0; //reset upon reaching the max value
      div_clk <= ~div_clk; //generating a slow clock
    end
    else begin
      delay_count<=delay_count+1;</pre>
    end
  end
end
always @(posedge div_clk) begin
  if(rst) begin
    counter_out<=4'b0000;
  end
  else begin
    counter_out<= counter_out+1;</pre>
  end
end
```

endmodule

Counter Simulation and Elaboration



The snippet below is the schematic of the counter design after elaboration.



Constraints


Constraints in simple are the specifications of your design like timing specifications, ports declaration, input/output delays, etc.

Bitstream

A bitstream is a binary sequence that comprises a sequence of bits. These are used in FPGA applications for programming purposes and to establish communication channels. FPGA bitstream is a file containing the programming data associated with your FPGA chip.

Counter Timing, Power and Area

Implementation of a design also gives details like the timing summary, device utilization, power analysis, etc. The below snippets show the brief timing sumary, implementation and power analysis of the up-counter design.




Day 2 - Exploring OpenFPGA, VPR and VTR

Introduction To OpenFPGA


The OpenFPGA framework is the first open-source FPGA IP generator which supports highly-customizable homogeneous FPGA architectures. OpenFPGA provides a full set of EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification. OpenFPGA targets to democratizing FPGA technology and EDA techniques, with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers.

Some key features of OpenFPGA are: - Use of Automation Techniques - Reduction of FPGA development cycle to few days -Provides open source design tools



VPR

VPR (Versatile Place and Route) is an open source academic CAD tool designed for the exploration of new FPGA architectures and CAD algorithms, at the packing, placement and routing phases of the CAD flow. As input, VPR takes a description of an FPGA architecture along with a technology-mapped user circuit. It then performs packing, placement, and routing to map the circuit onto the FPGA. The output of VPR includes the FPGA configuration needed to implement the circuit and statistics about the final mapped design (eg. critical path delay, area, etc).



o invoke VPR from terminal:

```
$VTR_ROOT/vpr/vpr \
$VTR_ROOT/vtr_flow/arch/timing/EArch.xml \
<bli><bli>-route_chan_width 100 \
--disp on
```

The basic VPR flow involves below mentioned steps:

- Packing combinines primitives into complex blocks
- Placment places complex blocks within the FPGA grid
- Routing determines interconnections between blocks
- Analysis analyzes the implementation

VTR

The Verilog to Routing (VTR) project provides open-source CAD tools for FPGA architecture and CAD research. The VTR design flow takes as input a Verilog description of a digital circuit, and a description of the target FPGA architecture.

To invoke VTR from command-line:

...


```
$VTR_ROOT/vtr_flow/scripts/run_vtr_flow.py \
$VTR_ROOT/doc/src/<verilog-file-path>
$VTR_ROOT/vtr_flow/arch/timing/EArch.xml \
-temp_dir . \
--route_chan_width 100
```

VTR Flow

The basic VTR flow perfoms:


- Elaboration & Synthesis (ODIN II)
- Logic Optimization & Technology Mapping (ABC)
- Packing, Placement, Routing & Timing Analysis (VPR)

The snippets mentioned below show some of the stages from the VTR flow



Critical Paths

Nets



Logical Connections


Routing Utilizations

Timing Analysis VTR Flow

In order to perform timing analysis, a constraint file needs to be created. This constraint file is provided as an input to tool. To perform timing analysis from command-line, below mentioned switch should be enabled.

```
## .sdc constraint file is required
--sdc_file <sdc-file-path>
```

The snippets below show the setup and hold timing reports generated by the tool.





Post Synthesis Simulation

Post Synthesis simulation in VTR flow is same as Post Implementation simulations in general. To generate the post synthesis netlist for simulation, the below mentioned switch should be enabled in during the VPR stage in VTR flow.

```
## To generate post synthesis netlist
--gen_post_synthesis_netlist on
```

The snippets below show the post synthesis netlist that is generated by the tool and the a behavioural simulation of the netlist in Vivado





Power Analysis VTR

VTR provides a option to perform power analysis over the design. To enable power analysis in command-line, the switch mentioned below should be used.


```
...
```

```
## For power analysis
-power -cmos_tech
$VTR_ROOT/vtr_flow/tech/PTM_45nm/45nm.xml
```

The snippet below shows a brief summary of the power analysis report generated by the VTR

flow.

Interc:



Power of local interconnect multiplexers (tran

level estimation only)

Day 3 - RISCV Core Programming Using Vivado


A 4-stage pipelined RISC-V core, named RVMYTH, is used in the repository. A complete RTL to Bitstream flow is implemented over the RVMYTH core. The Core is initially developed in High-level language named TL-Verilog and finally compiled to Verilog HDL.

RTL To Synthesis

The RISC-V RTL consists of multiple blocks/modules. Some of them are:


- Instruction memory
- Data memory
- ALU
- I/O ports

The snippets below shows the behavioural simulation of the RVMYTH RISC-V core in vivado simulator. The instruction memory contains instructions for addition of integers from 1 to 9. The output signal in the waves display the final sum.





The snippet below shows the elaboration stage where the FPGA pins are mapped to the RTL input/output

ports.



The design is synthesized in Vivado tool for Basys3 FPGA, along with some constraints. The below snippet show the schematic of design after synthesis and the constraints used for synthesis.






Synthesis To Bitstream

During implementation, the synthesis design is traslated to a logic design file and mapped to small blocks and sub-blocks that can fit in FPGA CLBs. These blocks are then placed and routed in a optimized way.


The snippet below shows a small part of the implemented design, the used LUTs, MUX and CLBs.




The snippet below shows the timing summary for the RVMYTH implemented core.



The snippet below shows the Device Utilization summary for the RVMYTH implemented core.



The snippet below shows the power analysis for the RVMYTH implemented core.



Day 4 - Introduction To SOFA FPGA Fabric

SOFA (Skywater Opensource FPGAs) are a series of open-source FPGA IPs designed using open-source Skywater 130nm PDKs and OpenFPGA framework.

The FPGA IP design used in this repository

is FPGA1212_QLSOFA_HD_PNR which has 50MHz of maximum operating speed, 1152 LUTs, 2304 Flip-flops, 1152 soft adders. The complete design is used over OpenFPGA framework and the various reports are generated.


SOFA Counter Area

The snippet below shows the utilization of the counter in SOFA FPGA Fabric.

```
Circuit Statistics:
  Blocks: 17
     .input :
                        3
     .latch :
                        4
     .output:
                        4
  4-LUT :
Nets : 13
     Avg Fanout:
     Max Fanout:
                         5.0
     Min Fanout:
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 45
Timing Graph Edges: 60
Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
Netlist Clock 'clk' Fanout: 4 pins (8.9%), 4 blocks (23.5%)
```

SOFA Counter Timing

The snippet below shows the setup and hold timing summary the counter in SOFA FPGA Fabric.



References

- VLSI System Design: https://www.vlsisystemdesign.com/ip/
- RISC-V based Microprocessor: https://github.com/shivanishah269/risc-v-core
- 4-stage RISC-V Core: https://github.com/ShonTaware/RISC-V_Core_4_Stage
- SOFA: https://github.com/lnis-uofu/SOFA
- OpenFPGA: https://openfpga.readthedocs.io/en/master/
- VPR: https://docs.verilogtorouting.org/en/latest/vpr/
- VTR: https://docs.verilogtorouting.org/en/latest/

Acknowledgement

- Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd.
- Nanditha Rao