
Report : timing

-path full
-delay max

-max_paths 1

Design : seq_detect

Version: I-2013.12-SP5-4

Date : Sat Mar 30 15:33:12 2019

Operating Conditions: TYPICAL Library: saed90nm_typ

Des/Clust/Port Wire Load Model Library

Wire Load Model Mode: enclosed

Startpoint: x (input port clocked by clk)
Endpoint: z (output port clocked by clk)

Path Group: clk Path Type: max

seq_detect	ForQA	saed90nm	saed90nm_typ	
Point		Incr	Path	
<pre>clock clk (rise edge) clock network delay (ideal) input external delay x (in) U4/Q (AND3X1) z (out) data arrival time</pre>		0.00 0.00 0.35 0.00 0.09	0.00 0.00 0.35 r 0.35 r 0.44 r 0.44 r	
<pre>clock clk (rise edge) clock network delay (ideal) output external delay data required time</pre>		4.00 0.00 -0.80	4.00 4.00 3.20 3.20	
data required time data arrival time			3.20	
slack (MET)			2.76	