Improvised Timing Report with OneHot

Report : timing
-path full
-delay max
-max paths 1

Design : fifo

Version: I-2013.12-SP5-4

Date : Tue Apr 30 01:00:15 2019

Operating Conditions: TYPICAL Library: saed90nm typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync ff2 reg[2]

(rising edge-triggered flip-flop clocked by clk in)

Endpoint: w1/wptr reg[6]

(rising edge-triggered flip-flop clocked by clk in)

Path Group: clk_in Path Type: max

Point	Incr	Path
clock clk_in (rise edge) clock network delay (ideal) r2w1/r2wsync_ff2_reg[2]/CLK (DFFARX1)	0.00 0.00 0.00	0.00 0.00 0.00
r r2w1/r2wsync_ff2_reg[2]/Q (DFFARX1) f	0.19	0.19
r2w1/r2wsync_ff2[2] (sync_rd2wr_width8_depth7)	0.00	0.19
w1/r2wsync_ff2[2] (write_logic_depth7_width8)	0.00	0.19
w1/U82/Q (XNOR2X2)	0.66	0.84
w1/U66/QN (NOR2X0)	0.09	0.93
w1/U62/QN (NAND2X0)	0.07	1.00
w1/U60/QN (NOR2X0) f	0.09	1.10
w1/U78/QN (NAND2X0)	0.07	1.17
w1/U91/QN (NAND2X0) f	0.07	1.24

r r	w1/U92/QN (A0I21X1)			0.13	1.36	
	w1/U51/Q (AO22X1)			0.12	1.48	
	w1/wptr_reg[6]/D (DFFAF	RX1)		0.03	1.51	
	data arrival time				1.51	
r	<pre>clock clk_in (rise edge clock network delay (ic w1/wptr_reg[6]/CLK (DFF</pre>	deal)		1.60 0.00 0.00	1.60 1.60 1.60	
1	library setup time data required time			-0.09	1.51	
_	data required time data arrival time				1.51 -1.51	
_	 slack (MET)				0.00	
	Startpoint: r1/rptr_reg[1]					
	Path Group: clk_out	-triggered flip-fl	lop clocked by	clk_out)		
	Path Group: clk_out			clk_out)		
	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800	e Load Model 		clk_out)		
	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width For	e Load Model 000 n8_DW01_inc_0 QA	Library	clk_out)		
	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width	e Load Model)00 n8_DW01_inc_0 QA n8	Library saed90nm_typ	clk_out)		
	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width ForG read_logic_depth7_width	e Load Model)00 n8_DW01_inc_0 QA n8	Librarysaed90nm_typ saed90nm_typ	Incr	Path	
_	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width ForC read_logic_depth7_width 8000	e Load Model 000 18_DW01_inc_0 2A 18) ge) deal)	Librarysaed90nm_typ saed90nm_typ		Path 0.00 0.00 0.00	
- r	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width ForG read_logic_depth7_width 8000 Point	e Load Model 000 18_DW01_inc_0 2A 18 0 18 18 19 Ge) deal) FARX1)	Librarysaed90nm_typ saed90nm_typ	Incr 0.00 0.00	0.00	
f	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width For read_logic_depth7_width 8000 Point	e Load Model 000 18_DW01_inc_0 2A 18 0) ge) deal) FARX1)	Library saed90nm_typ saed90nm_typ saed90nm_typ	Incr 0.00 0.00 0.00	0.00	
	Path Group: clk_out Path Type: max Des/Clust/Port Wire fifo 2800 read_logic_depth7_width ForQ read_logic_depth7_width 8000 Point	e Load Model 000 18_DW01_inc_0 2A 18 0 18 10 11 12 13 14 15 16 17 17 18 18 19 19 19 19 19 19 19 19	Library saed90nm_typ saed90nm_typ saed90nm_typ	Incr 0.00 0.00 0.00 0.21	0.00 0.00 0.00 0.00	

f	r1/add_90/U1_1_3/C1 (HADDX1)	0.15	2.00				
f	r1/add_90/U1_1_4/C1 (HADDX1)	0.15	2.15				
_	r1/add_90/U1_1_5/C1 (HADDX1)	0.15	2.29				
f	r1/add_90/U1_1_6/C1 (HADDX1)	0.15	2.44				
f	r1/add_90/U2/Q (XOR2X1)	0.13	2.57				
r	r1/add_90/SUM[7] (read_logic_depth7_width8_DW01_inc_0)	0.00	2.57				
r	r1/U7/Q (AO22X1)	0.10	2.67				
r	r1/rptr_reg[7]/D (DFFARX1)	0.03	2.70				
r	data arrival time		2.70				
	<pre>clock clk_out (rise edge) clock network delay (ideal) r1/rptr_reg[7]/CLK (DFFARX1)</pre>	3.20 0.00 0.00	3.20 3.20 3.20				
r	library setup time data required time	-0.09	3.11 3.11				
	data required time data arrival time		3.11 -2.70				
	slack (MET)	_	0.41				