```
module fifo memory #(parameter mem width =32, mem depth = 128, depth= 7)
(input[mem_width-1:0]temp_data_in, input[depth-1:0] read addr, write addr,
input write enable, read enable, flush, reset, output reg [mem width-1:0]
data out) ;
reg [mem width-1:0] mem[0:mem depth-1];
integer \overline{i};
always @(*)
begin
      if(!reset)
      begin
            data out = 32'h0;
            for (\bar{i}=0; i<128; i=i+1)
                 mem[i] = 32'h0;
      end
      else if(flush)
      begin
            data out = 32'h0;
            for(i=0;i<128;i=i+1)
                 mem[i] = 32'h0;
      end
      else if(write enable && read enable)
      begin
            mem[write addr] = temp data in;
            data out = mem[read_addr];
      end
      else if(write enable )
      begin
            mem[write addr] = temp data in;
      end
      else if(read enable )
             data out = mem[read addr];
```

end

endmodule