\*\*\*\*\*\*\*\*\*

Report : Attribute Design : seq\_detect Version: I-2013.12-SP5-4

Date : Sat Mar 30 15:33:12 2019

\*\*\*\*\*\*\*\*\*

Design	Object	Туре	Attribute Name	Value
seq_detect	seq_detect	design	compile_tot_wall_time	1.883734
seq_detect	seq_detect	design	compile_cpu_hostname	olympia
seq_detect	seq_detect	design	<pre>ice_canonical_xor2_delay</pre>	0.079115
seq_detect	seq_detect	design	ice_canonical_nand2_delay	0.029236
seq_detect	seq_detect	design	testdb_meth_sig_usage_opt	ion
				98307
seq_detect	seq_detect	design	testdb_meth_sig_usage	106499
seq_detect	seq_detect	design	testdb_meth_name	multiplexed_flip_flop
seq_detect	seq_detect	design	bs_mux_cost	20.000000
seq_detect	seq_detect	design	pads_thru_hier	false
seq_detect	seq_detect	design	<pre>pads_respect_hier</pre>	false
seq_detect	seq_detect	design	<pre>map_effort_option</pre>	3
seq_detect	seq_detect	design	instance_name_suffix	
seq_detect	seq_detect	design	compile_tdrs_cpu_time	0.014000
seq_detect	seq_detect	design	compile_lib_cpu_time	0.322951
seq_detect	seq_detect	design	compile_tot_cpu_time	1.075836
seq_detect	seq_detect	design	compile_rbo_cpu_time	0.216967
seq_detect	seq_detect	design	compile_abo_cpu_time	0.110985
seq_detect	seq_detect	design	temperature_from_min_lib	25.000000
seq_detect	seq_detect	design	temperature_from_max_lib	25.000000
seq_detect	seq_detect	design	max_area	0.000000
seq_detect	seq_detect	design	design_voltage_unit	1000.000000
seq_detect	seq_detect	design	design_current_unit	0.001000
seq_detect	seq_detect	design	design_resistance_unit	999.999939
seq_detect	seq_detect	design	design_cap_unit	0.001000
seq_detect	seq_detect	design	design_time_unit	1.000000
seq_detect	seq_detect	design	ungroup_all_option	false
seq_detect	seq_detect	design	scan_state_route_serial	false

```
seq detect
                 seq detect
                                     design
                                                scan state route clocks
                                                                            false
seq detect
                                     design
                                                scan_state_route enables
                                                                           false
                 seq detect
seq detect
                 seq detect
                                     design
                                                map
                                                                            true
seq_detect
                 seq_detect
                                     design
                                                exact sequential map
                                                                            false
seq_detect
                 seq_detect
                                     design
                                                redundancy removal
                                                                            true
seq detect
                 seq detect
                                     design
                                                scan state type
seq detect
                 seq detect
                                     design
                                                min wire load selection type
                                                                            0
seq detect
                 seq detect
                                     design
                                                wire load selection type
seq detect
                 seq detect
                                     design
                                                hdl library
                                                                            WORK
                                                                            seq detect
seq detect
                 seq detect
                                     design
                                                hdl template
seq detect
                 seq detect
                                     design
                                                hdl canonical default params
                                                                            IDLE=2'h0,s0=2'h1,s1=2'h2
                                                hdl default parameters
                                                                            IDLE \Rightarrow 2'h0, s0 \Rightarrow 2'h1, s1 \Rightarrow
seq detect
                 seq detect
                                     design
2'h2
seq detect
                 seq detect
                                     design
                                                hdl canonical params
                                     design
                                                hdl parameters
seq detect
                 seq detect
seq detect
                 seq detect
                                     design
                                                link design libraries
                                                                            WORK, DEFAULT
seq detect
                 seq detect
                                     design
                                                presto gtech count
                                                                            17
seq detect
                 current state reg[0]
                                     cell
                                                                            1
                                                ff edge sense
seq detect
                 current state reg[1]
                                                                            1
                                     cell
                                                ff edge sense
                                                                            clk
seq detect
                 clk
                                     net
                                                net original name
seq_detect
                 current state[1]
                                                net original name
                                     net
                                                                            current state[1]
                                                net original name
seq detect
                 next state[0]
                                     net
                                                                            next_state[0]
seq_detect
                 next state[1]
                                                net original name
                                                                            next state[1]
                                     net
seq detect
                 rst
                                                net original name
                                                                            rst
                                     net
seq detect
                 Х
                                     net
                                                net original name
                                                                            Х
seq detect
                                     net
                                                net original name
                                                                            Z
                 current state reg[1]/CLK
seq detect
                                     pin
                                                pin on clock network per scn
                                                                            true
seq detect
                 current state reg[0]/CLK
                                     pin
                                                pin on clock network per scn
                 clk
seq detect
                                     port
                                                pin on clock network per scn
                                                                            true
```