```
module seq detect(input x,clk,rst, output reg z);
reg[1:0] current_state, next_state;
parameter [1:0] \overline{IDLE} = 2'b00, s0 = 2'b01, s1 = 2'b10;
always@(posedge clk , negedge rst)
begin
                 current state <= IDLE;</pre>
      if(!rst)
                 current state <= next state;</pre>
      else
end
always@(*)
begin
next state = IDLE;
     case(current state)
           IDLE:
                 begin
                       if(x) begin
                             next state = s0; z = 1'b0;
                             end
                       else begin
                             next state = IDLE; z = 1'b0;
                 end
           s0:
                 begin
                       if(!x)begin
                             next state = s1; z = 1'b0;
                             end
                       else begin
                             next_state = s0; z = 1'b0;
                             end
                 end
           s1:
                 begin
                       if(x) begin
                             next state = s0; z = 1'b1;
                              end
                       else begin
                             next state = IDLE; z = 1'b0;
                              end
                 end
           default: begin
                       next state = IDLE; z = 1'b0;
                    end
      endcase
end
endmodule
```