```
#Read the design in
read file -format verilog {"segdetector.v"}
#set the current design
set current design seq detect
#Link the design
link
#create clockand constrain the design
set input delay -clock clk -max -rise 0.35 "x"
set_input_delay -clock clk -min -rise 0.1 "x"
set_output_delay -clock clk -max -rise 0.8 "z"
set output delay -clock clk -min -rise 0.2 "z"
set_dont_touch network "clk"
set max area 0
#Set operating conditions
set_operating_conditions -library "saed90nm typ" "TYPICAL"
#Synthesize and generate report
compile -map effort high -boundary optimization
report attribute > report1
report area > report2
report constraints -all violators > report3
report timing -path full -delay max -max paths 1 -nworst 1 >
report timing -path full -delay min -max paths 1 -nworst 1 >
report5
```