Timing Report for clk in=2 and clk out-2

Report : timing
-path full
-delay max
-max paths 1

Design : fifo

Version: I-2013.12-SP5-4

Date : Tue Apr 30 00:08:06 2019

Operating Conditions: TYPICAL Library: saed90nm_typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync_ff2_reg[3]

(rising edge-triggered flip-flop clocked by clk in)

Endpoint: w1/wptr reg[3]

(rising edge-triggered flip-flop clocked by clk in)

Path Group: clk_in Path Type: max

Point	Incr	Path
clock clk_in (rise edge) clock network delay (ideal) r2w1/r2wsync_ff2_reg[3]/CLK (DFFARX1)	0.00 0.00 0.00	0.00
r r2w1/r2wsync_ff2_reg[3]/Q (DFFARX1) r r2w1/r2wsync ff2[3] (sync rd2wr width8 depth7)	0.17	0.17
r w1/r2wsync_ff2[3] (write_logic_depth7_width8) r	0.00	0.17
w1/U92/Q (XOR2X1) r w1/U96/Q (OR4X1) r	0.94	1.11
w1/U100/QN (NOR4X0) f w1/U84/QN (NAND2X0)	0.11	1.37 1.46
r w1/U83/Q (AND3X1) r w1/U79/Q (OA21X1)	0.14	1.60
r (OAZIAI)	0.13	1.74

	w1/U55/Q (AO22X1)	0.12	1.85
r	w1/wptr_reg[3]/D (DFFARX1)	0.03	1.89
	data arrival time		1.89
r	<pre>clock clk_in (rise edge) clock network delay (ideal) w1/wptr_reg[3]/CLK (DFFARX1)</pre>	2.00 0.00 0.00	2.00 2.00 2.00
	library setup time data required time	-0.09	1.91 1.91
	data required time data arrival time		1.91 -1.89
	 slack (MET)		0.03
	Startnoint, w2r1/w2rayma ff2 roa[3]		

Startpoint: w2r1/w2rsync_ff2_reg[3]

(rising edge-triggered flip-flop clocked by clk out)

Endpoint: r1/read addr reg[1]

(rising edge-triggered flip-flop clocked by clk out)

Path Group: clk_out Path Type: max

	Point	Incr	Path
_			
	<pre>clock clk_out (rise edge) clock network delay (ideal) w2r1/w2rsync_ff2_reg[3]/CLK (DFFARX1)</pre>	0.00 0.00 0.00	0.00 0.00 0.00
r	w2r1/w2rsync_ff2_reg[3]/Q (DFFARX1)	0.17	0.17
r	<pre>w2r1/w2rsync_ff2[3] (sync_wr2rd_width8_depth7)</pre>	0.00	0.17
r	r1/w2rsync_ff2[3] (read_logic_depth7_width8)	0.00	0.17
f	r1/U66/ZN (INVX0)	0.46	0.63
f	r1/U4/Q (XNOR2X2)	0.16	0.79
f	r1/U43/Q (AND4X1)	0.14	0.92

	r1/U92/QN (NAND4X0)	0.09	1.02			
r	r1/U102/QN (NOR2X0)	0.10	1.11			
_	r1/U28/QN (NOR2X0)	0.10	1.22			
r	r1/U26/Q (AO21X1)	0.13	1.35			
r	r1/U70/Q (AO22X1)	0.13	1.48			
r	r1/read_addr_reg[1]/D (DFFARX1)	0.03	1.51			
r	data arrival time		1.51			
200	<pre>clock clk_out (rise edge) clock network delay (ideal) r1/read_addr_reg[1]/CLK (DFFARX1)</pre>	1.00 0.00 0.00	1.00 1.00 1.00			
r	library setup time data required time	-0.09	0.91			
data required time						
	data arrival time		0.91 -1.51			
	 slack (VIOLATED)		-0.60			