```
module seq detect(input x,clk,rst, output reg Z);
reg[1:0] current_state, next_state;
parameter [1:0] \overline{IDLE} = 2'b00, s0 = 2'b01, s1 = 2'b10;
always@(posedge clk , negedge rst)
begin
      if(!rst)
                  current state <= IDLE;</pre>
      else
                  current state <= next state;</pre>
end
always@(*)
begin
next state = IDLE;
      case(current_state)
            IDLE:
                  begin
                        if(x)begin
                              next state = s0; Z = 1'b0;
                              end
                        else begin
                              next state = IDLE; Z = 1'b0;
                  end
            s0:
                  begin
                        if(!x)begin
                              next_state = s1; Z = 1'b0;
                               end
                        else begin
                              next state = s0; Z = 1'b0;
                               end
                  end
            s1:
                  begin
                        if(x) begin
                              next state = s0; Z = 1'b1;
                              end
                        else begin
                              next state = IDLE; Z = 1'b0;
                              end
                  end
            //default
      endcase
end
endmodule
```