
Report : timing -path full -delay max -max paths 1

Design : fifo

Version: I-2013.12-SP5-4

Date : Mon Apr 29 23:49:37 2019

Operating Conditions: TYPICAL Library: saed90nm_typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync ff2 reg[3]

(rising edge-triggered flip-flop clocked by clk in)

Endpoint: w1/wptr reg[0]

(rising edge-triggered flip-flop clocked by clk_in)

Path Group: clk in Path Type: max

Des/Clust/Port Wire Load Model Library ______ fifo 280000 saed90nm typ write_logic_depth7_width8

8000 saed90nm typ

	Point	Incr	Path
- f f f f r r	clock clk_in (rise edge) clock network delay (ideal) r2w1/r2wsync_ff2_reg[3]/CLK (DFFARX1) r2w1/r2wsync_ff2_reg[3]/Q (DFFARX1) r2w1/r2wsync_ff2[3] (sync_rd2wr_width8_depth7) w1/r2wsync_ff2[3] (write_logic_depth7_width8) w1/U85/Q (XNOR2X2) w1/U77/Q (AND4X1) w1/U70/Q (AND4X1) w1/U69/QN (NAND2X0) w1/U65/Q (AND2X1)	0.00 0.00 0.00 0.00 0.19 0.00 0.64 0.13 0.11 0.07	0.00 0.00 0.00 0.19 0.19 0.19 0.83 0.96 1.07 1.14 1.24
r	w1/U58/Q (AO22X1)	0.09	1.33

data arrival time clock clk_in (rise edge) 1.0 clock network delay (ideal) 0.0 w1/wptr_reg[0]/CLK (DFFARX1) 0.0 r library setup time -0.0 data required time data arrival time data arrival time slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	0.91 0.91 -1.46 -0.55
data arrival time clock clk_in (rise edge) 1.0 clock network delay (ideal) 0.0 w1/wptr_reg[0]/CLK (DFFARX1) 0.0 library setup time -0.0 data required time data arrival time	.00 1.00 .00 1.00 .00 1.00 .00 0.91 0.91 -1.46 -0.55
clock network delay (ideal) 0.0 w1/wptr_reg[0]/CLK (DFFARX1) 0.0 library setup time	.00 1.00 .00 1.00 .09 0.91 0.91
wl/wptr_reg[0]/CLK (DFFARX1) library setup time data required time data required time data arrival time slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	.00 1.00 .09 0.91 0.91 0.91 -1.460.55
library setup time data required time data required time data arrival time slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	0.91 0.91 -1.46 -0.55
data required time data arrival time slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	0.91 -1.46 -0.55
data arrival time slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	-1.46
slack (VIOLATED) Startpoint: w2r1/w2rsync_ff2_reg[7]	-0.55 -0.55 lk_out)
Startpoint: w2r1/w2rsync_ff2_reg[7]	lk_out)
(rising edge-triggered flip-flop clocked by clk Endpoint: r1/rptr_reg[4]	_
fifo	
read_logic_depth7_width8	
Point Inc clock clk_out (rise edge) 0.0 clock network delay (ideal) 0.0 w2r1/w2rsync_ff2_reg[7]/CLK (DFFARX1) 0.0	
clock clk_out (rise edge) 0.0 clock network delay (ideal) 0.0 w2r1/w2rsync_ff2_reg[7]/CLK (DFFARX1) 0.0	
clock network delay (ideal) 0.0 w2r1/w2rsync_ff2_reg[7]/CLK (DFFARX1) 0.0	ncr Path
clock network delay (ideal) 0.0 w2r1/w2rsync_ff2_reg[7]/CLK (DFFARX1) 0.0	.00 0.00
	.00 0.00
w2r1/w2rsync ff2 reg[7]/O (DFFARX1) 0.1	.00 0.00
· · · · · · · · · · · · · · · · · · ·	.19 0.19
w2r1/w2rsync_ff2[7] (sync_wr2rd_width8_depth7) 0.0	.00 0.19
r1/w2rsync_ff2[7] (read_logic_depth7_width8) 0.0	.00 0.19
r1/U6/Z (NBUFFX4) 0.7	.75 0.94
r1/U4/Q (XNOR2X1) 0.1	.19 1.13
r1/U13/QN (NAND2X0) 0.0	.07 1.20
r1/U12/QN (NOR2X0) 0.0	

f	r1/U59/QN (NOR3X0)	0.11	1.39
f	r1/U58/Q (AO21X1)	0.11	1.50
	r1/U55/QN (NOR2X0)	0.09	1.59
r	r1/U53/Q (OA21X1)	0.11	1.70
r	r1/U50/Q (AO22X1)	0.12	1.82
r	r1/rptr_reg[4]/D (DFFARX1)	0.03	1.85
r	data arrival time		1.85
r	<pre>clock clk_out (rise edge) clock network delay (ideal) r1/rptr_reg[4]/CLK (DFFARX1)</pre>	2.00 0.00 0.00	2.00 2.00 2.00
Т	library setup time data required time	-0.09	1.91
	 data required time		1.91
	data arrival time		-1.85
	 slack (MET)		0.06
	014011 (11111)		0.00