```
module sync rd2wr #(parameter width =8, depth = 7)
(input[depth:0] rptr,input clk in,reset,flush, output reg[depth:0]
r2wsync ff2);
reg [depth:0] r2wsync_ff1;
always @(posedge clk in, negedge reset)
begin
     if(!reset)
     begin
           r2wsync_ff2 \ll 0;
           r2wsync_ff1 <= 0 ;
     end
     else
               //$display("b4syn r2w",rptr );
     begin
           r2wsync ff1 <= rptr ;
           r2wsync ff2 <= r2wsync ff1;//$display("aftr syn</pre>
r2w",r2wsync_ff2 );
     end
end
endmodule
```