
Report : timing

-path full
-delay min
-max paths 1

Design : seq detect

Version: I - 2013.12 - SP5 - 4

Date : Mon Apr 1 12:37:43 2019

Operating Conditions: TYPICAL Library: saed90nm typ

Des/Clust/Port Wire Load Model Library

Wire Load Model Mode: enclosed

Startpoint: x (input port clocked by clk)

Endpoint: current_state_reg[1]

(rising edge-triggered flip-flop clocked by clk)

Path Group: clk Path Type: min

Tanon				
seq_detect	ForQA	saedyunr	saed90nm_typ	
Point		Incr	Path	
clock clk (rise ed clock network dela input external del x (in) U5/QN (NOR3X0) current_state_reg data arrival time	ay (ideal) lay	0.00 0.00 0.10 0.00 0.10 0.03	0.00 0.00 0.10 r 0.10 r 0.20 f 0.23 f 0.23	
clock clk (rise ed clock network dela current_state_reg library hold time data required time	ay (ideal) [1]/CLK (DFFARX1)	0.00 0.00 0.00 -0.01	0.00 0.00 0.00 r -0.01 -0.01	
data required time data arrival time			-0.01 -0.23	
slack (MET)			0.25	

1