

SACRAMENTO STATE

Name: Karthik Shekarappa Email: karthikms@csus.edu Instructor: Dr. Behnam Arad

Course: EEE 273-Hierarchical Digital Design Methodology

Assignment Number: 5

```
module seq detect(input x,clk,rst, output reg z);
reg[1:0] current_state, next_state;
parameter [1:0] \overline{IDLE} = 2'b00, s0 = 2'b01, s1 = 2'b10;
always@(posedge clk , negedge rst)
begin
                 current state <= IDLE;</pre>
      if(!rst)
                 current state <= next state;</pre>
      else
end
always@(*)
begin
next state = IDLE;
     case(current state)
           IDLE:
                 begin
                       if(x) begin
                             next state = s0; z = 1'b0;
                             end
                       else begin
                             next state = IDLE; z = 1'b0;
                 end
           s0:
                 begin
                       if(!x)begin
                             next state = s1; z = 1'b0;
                             end
                       else begin
                             next_state = s0; z = 1'b0;
                             end
                 end
           s1:
                 begin
                       if(x) begin
                             next state = s0; z = 1'b1;
                              end
                       else begin
                             next state = IDLE; z = 1'b0;
                              end
                 end
           default: begin
                       next state = IDLE; z = 1'b0;
                    end
      endcase
end
endmodule
```

```
#Read the design in
read file -format verilog {"seqdetector.v"}
#set the current design
set current design seq detect
#Link the design
link
#create clockand constrain the design
set_input_delay -clock clk -max -rise 0.35 "x"
set_input_delay -clock clk -min -rise 0.1 "x"
set_output_delay -clock clk -max -rise 0.8 "z"
set output delay -clock clk -min -rise 0.2 "z"
set dont touch network "clk"
set_max_area 0
#Set operating conditions
set operating conditions -library "saed90nm typ" "TYPICAL"
#Synthesize and generate report
compile -map effort high -boundary optimization
report attribute > report1
report area > report2
report constraints -all violators > report3
report timing -path full -delay max -max paths 1 -nworst 1 > report4
report power > report5
```

```
*********
Report : area
Design : seq detect
Version: I-2013.12-SP5-4
Date : Wed Apr 3 21:32:38 2019
********
Information: Updating design information... (UID-85)
Library(s) Used:
   saed90nm typ (File:
/netdisk/tmp/saed/SAED90 EDK/SAED EDK90nm/Digital Standard cell Library/s
ynopsys/models/saed90nm typ.db)
Number of ports:
Number of nets:
                                       9
                                       5
Number of cells:
Number of combinational cells:
                                      3
Number of sequential cells:
Number of macros/black boxes:
                                      0
Number of buf/inv:
                                       0
Number of references:
Combinational area:
                               25.804800
Buf/Inv area:
                               0.000000
Noncombinational area:
                              64.512001
Macro/Black Box area:
                               0.000000
                                1.472808
Net Interconnect area:
Total cell area:
                               90.316801
```

91.789610

Total area:

1

Report : constraint

-all_violators
Design : seq_detect
Version: I-2013.12-SP5-4

max_area

Design	Required Area	Actual Area	Slack
seq_detect (VIOLATED)	0.00	91.79	-91.79

1

Report : timing

-path full
-delay max
-max_paths 1

Design : seq detect

Version: I-2013.12-SP5-4

Date : Wed Apr 3 21:32:38 2019

Operating Conditions: TYPICAL Library: saed90nm_typ

Wire Load Model Mode: enclosed

Startpoint: x (input port clocked by clk)
Endpoint: z (output port clocked by clk)

Path Group: clk Path Type: max

Des/Clust/Port	Wire Load Model	Library	
seq_detect ForQA		saed90nm_typ	
Point		Incr	Path
clock clk (rise edge) clock network delay (ideal) input external delay x (in) U4/Q (AND3X1) z (out) data arrival time			0.00 0.00 0.35 r 0.35 r 0.44 r 0.44 r
clock clk (rise edge) clock network delay (ideal) output external delay data required time data required time data arrival time		4.00 0.00 -0.80	4.00 4.00 3.20 3.20
slack (MET)			2.76

```
Loading db file
'/netdisk/tmp/saed/SAED90 EDK/SAED EDK90nm/Digital Standard cell Library/
synopsys/models/saed90nm typ.db'
Information: Propagating switching activity (low effort zero delay
simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Report : power
  -analysis effort low
Design : seq detect
Version: I-2013.12-SP5-4
Date : Wed Apr 3 21:32:39 2019
Library(s) Used:
   saed90nm typ (File:
/netdisk/tmp/saed/SAED90 EDK/SAED EDK90nm/Digital Standard cell Library/s
ynopsys/models/saed90nm typ.db)
Operating Conditions: TYPICAL Library: saed90nm typ
Wire Load Model Mode: enclosed
Design Wire Load Model
                                   Library
_____
                   ForQA
seq detect
                                   saed90nm typ
Global Operating Voltage = 1.2
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000ff
   Time Units = 1ns
   Dynamic Power Units = 1uW
                          (derived from V,C,T units)
   Leakage Power Units = 1pW
 Cell Internal Power = 431.8464 nW (66%)
 Net Switching Power = 218.6200 nW (34%)
Total Dynamic Power = 650.4664 nW (100%)
Cell Leakage Power = 365.7343 nW
              Internal Switching
                                              Leakage
Total
Power Group Power Power ( % ) Attrs
                            Power
                                              Power
```

io pad	0.0000	0.000	0.0000
$0.\overline{0}000$ (0.00%)	0.0000	0.0000	0.0000
memory 0.0000 (0.00%)	0.0000	0.0000	0.0000
black_box 0.0000 (0.00%)	0.0000	0.0000	0.0000
clock_network	0.0000	0.0000	0.0000
0.0000 (0.00%) register	0.1517	0.1712	2.4295e+05
0.5658 (55.68%)	0.0000	0.0000	0.0000
sequential 0.0000 (0.00%)	0.0000	0.0000	0.0000
combinational 0.4504 (44.32%)	0.2801	4.7436e-02	1.2278e+05
Total 1.0162 uW 1	0.4318 uW	0.2186 uW	3.6573e+05 pW