```
`include "read logic.v"
`include "write logic.v"
`include "fifo memory.v"
`include "sync rd2wr.v"
`include "sync wr2rd.v"
module fifo # (parameter mem width = 32, mem depth = 128, depth= 7, width =
8) (input clk in, clk out, flush, reset, insert, remove, input [ mem width-
1:0] data in, output [ mem width-1:0] data out, output full, empty);
wire [depth:0]r2wsync ff2,w2rsync ff2,rptr, wptr;
wire write enable, read enable, syn flush;
wire [depth-1:0] write addr, read addr;
wire [mem width-1:0] temp data in;
//write logic
write logic #( 7, 8)w1(.clk in(clk in), .reset(reset), .flush(flush),
.insert(insert),.r2wsync ff2(r2wsync ff2), .full(full),
.write_enable(write_enable), .write_addr(write_addr),
.wptr(wptr),.temp data in(temp data in),.data in(data in));
//read logic
read_logic #(7,8)r1(.clk_out(clk_out), .reset(reset), .remove(remove),
.syn flush(syn flush), .w2rsync ff2(w2rsync ff2),
.empty(empty), .read enable(read enable), .read addr(read addr),
.rptr(rptr));
//fifo memory
fifo memory \#(32,128,7) m1(.reset(reset),
.flush(flush),.write enable(write enable), .read enable(read enable),
 .write addr(write addr),.read addr(read addr),
.data out(data out),.temp data in(temp data in));
//sync wr2rd
sync wr2rd #(8,7)w2r1(.wptr(wptr), .clk out(clk out),.reset(reset),
.flush(flush),. w2rsync ff2(w2rsync ff2),.syn flush(syn flush));
//sync rd2wr
sync rd2wr #(8,7)r2w1(.rptr(rptr), .clk in(clk in), .reset(reset),
.r2wsync ff2(r2wsync ff2));
endmodule
```