Timing Report

Report : timing -path full -delay max

-max_paths 1
Design : fifo

Version: I-2013.12-SP5-4

Date : Tue Apr 30 01:15:06 2019

Operating Conditions: TYPICAL Library: saed90nm typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync ff2 reg[4]

(rising edge-triggered flip-flop clocked by clk in)

Endpoint: w1/wptr_reg[3]

(rising edge-triggered flip-flop clocked by clk in)

Path Group: clk_in Path Type: max

Des/Clust/Port Wire Load Model Library
-----fifo 280000 saed90nm_typ
write_logic_depth7_width8

8000 saed90nm_typ

Point	Incr	Path
<pre>clock clk_in (rise edge) clock network delay (ideal) r2w1/r2wsync_ff2_reg[4]/CLK (DFFARX1) r</pre>	0.00 0.00 0.00	0.00 0.00 0.00
r2w1/r2wsync_ff2_reg[4]/Q (DFFARX1) f	0.19	0.19
<pre>r2w1/r2wsync_ff2[4] (sync_rd2wr_width8_dept f</pre>	ch7) 0.00	0.19
<pre>w1/r2wsync_ff2[4] (write_logic_depth7_width f</pre>	0.00	0.19
w1/U66/Q (XOR2X1) f	0.83	1.02
w1/U50/Q (AND4X1) f	0.13	1.15
w1/U59/QN (NAND2X0) r w1/U5/Q (AND3X1)	0.07	1.22
r w1/U90/Q (OA21X1)	0.10	1.42
r w1/U55/Q (AO22X1)	0.11	1.53
r		

200	w1/wptr_reg[3]/D (DFFARX1)	0.03	1.56
r	data arrival time		1.56
r	<pre>clock clk_in (rise edge) clock network delay (ideal) w1/wptr_reg[3]/CLK (DFFARX1)</pre>	1.65 0.00 0.00	1.65 1.65 1.65
Т	library setup time data required time	-0.09	1.56 1.56
	data required time data arrival time		1.56 -1.56
	slack (MET)		0.00

Startpoint: r1/rptr_reg[0]

(rising edge-triggered flip-flop clocked by clk_out)

Endpoint: r1/rptr_reg[0]

(rising edge-triggered flip-flop clocked by clk out)

Path Group: clk_out Path Type: max

Des/Clust/Port	Wire Load Model	Library
fifo	280000	saed90nm_typ
read_logic_depth7_	8000	saed90nm typ
	0000	saedyonii_cyp

Point	Incr	Path
clock clk_out (rise edge) clock network delay (ideal) r1/rptr_reg[0]/CLK (DFFARX1) r1/rptr_reg[0]/Q (DFFARX1) r1/U47/Q (XOR2X1) r1/U43/QN (NOR4X0) r1/U42/QN (NAND4X0) r1/U41/QN (NOR2X0) r1/U28/QN (NOR3X0) r1/U27/Q (AO21X1) r1/U24/QN (NOR2X0) r1/U14/Q (OA21X1) r1/U5/Q (AO22X1) r1/rptr_reg[0]/D (DFFARX1) data arrival time	0.00 0.00 0.00 0.19 1.56 0.11 0.12 0.12 0.12 0.15 0.14	0.00 0.00 r 0.19 r
<pre>clock clk_out (rise edge) clock network delay (ideal) r1/rptr_reg[0]/CLK (DFFARX1) library setup time</pre>	3.30 0.00 0.00 -0.06	3.30 3.30 3.30 r 3.24

data required time	3.24
data required time data arrival time	3.24 -2.94
slack (MET)	0.31