```
`include "fifo model.v"
`include "fifo.v"
module fifo fixture;
parameter width memory=32, depth memory=128;
reg clk in, clk out, flush, reset, insert, remove; reg [width memory-1:0]
data in;
wire [width memory-1:0] data out;
wire full, empty, full1, empty1;
wire [width memory-1:0] data out 1;
wire full1,empty1; integer i,j;
reg[1:0] current state, next state;
//Design Model instance
fifo model \#(128, 32, 7)
u1(.clk in(clk in),.clk out(clk out),.flush(flush),.reset(reset),.insert(
insert),.remove(remove),.data in(data in),.data out(data out 1),.full(ful
11),.empty(empty1));
//DUT instance
fifo \#(32,128,7,8)
u2(.clk in(clk in),.clk out(clk out),.flush(flush),.reset(reset),.insert(
insert),.remove(remove),.data in(data in),.data out(data out),.full(full)
,.empty(empty));
initial
$vcdpluson;
initial
begin
clk in=1'b1;
forever #1 clk in=~clk in;
end
initial
begin
clk out=1'b0;
forever #2 clk out=~clk out;
//Initial condiction on inputs to not see unknow at t=0
initial
begin
reset=1'b0;
flush =1'b0;
insert=1'b0;
remove=1'b0;
data in=32'b0;
#8;
end
//task for reset
task reset task();
begin
reset=1'b0;
#5 reset=1'b1;
end
endtask
//task for flush
```

```
task flush task();
begin
flush=1'b1;
#10 flush=1'b0;
end
endtask
//task for insert
task insert task(input ins);
begin
#1 insert=ins;
#1;
end
endtask
initial begin
reset_task();
for (i=0; i<150; i=i+1) //to check fullcondition
begin
@(negedge clk in);
data in=$random;
insert=1;
#2;
end
insert=0;//to check emptycondition
#10;
remove=1;
#500;
//insert=0; //to checkflush
remove=0;
for (i=0; i<60; i=i+1) //to check fullcondition
begin
if (full== 1'b1)
insert = 1'b0;
else
begin
@(negedge clk in);
data in=$random;
insert=1;
#2;
end
end
insert=0;
flush task();
#10;
for (i=0; i<100;i=i+1) //random generation oftestinputs</pre>
begin
@(negedge clk in);
data in=$random;
insert =$random;
#2;
insert =0;
#2;
```

```
@(negedge clk out);
remove =$random;
#4;
remove=0;
end
reset task();
$finish;
initial //checker block
begin
forever @(posedge clk_out )
if (data out == data out 1)
$display($time," clk in=%b, clk out=%b, reset=%b, flush=%b,insert=%b,
remove=%b, datain=%h,dataout=%h,empty=%b, full=%b
PASS", clk in, clk out, reset, flush, insert, remove, data in, data out, empty, ful
1);
else
$display($time," clk in=%b, clk out=%b, reset=%b, flush=%b,insert=%b,
remove=%b, datain=%h, dataout=%h, data out 1=%h, empty=%b, full=%b not
valid Data", clk in,
clk out, reset, flush, insert, remove, data in, data out 1, data out, empty, full)
end
endmodule
```