

# Timing Report

\*\*\*\*\*

Report : timing

-path full

-delay max

-max\_paths 1

Design : fifo

Version: I-2013.12-SP5-4

Date : Tue Apr 30 01:15:06 2019

\*\*\*\*\*

Operating Conditions: TYPICAL Library: saed90nm\_typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync\_ff2\_reg[4]

(rising edge-triggered flip-flop clocked by clk\_in)

Endpoint: w1/wp1r\_reg[3]

(rising edge-triggered flip-flop clocked by clk\_in)

Path Group: clk\_in

Path Type: max

Des/Clust/Port	Wire Load Model	Library
-----	-----	-----
fifo	280000	saed90nm_typ
write_logic_depth7_width8	8000	saed90nm_typ

Point	Incr	Path
-----	-----	-----
---		
clock clk_in (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
r2w1/r2wsync_ff2_reg[4]/CLK (DFFARX1)	0.00	0.00
r		
r2w1/r2wsync_ff2_reg[4]/Q (DFFARX1)	0.19	0.19
f		
r2w1/r2wsync_ff2[4] (sync_rd2wr_width8_depth7)	0.00	0.19
f		
w1/r2wsync_ff2[4] (write_logic_depth7_width8)	0.00	0.19
f		
w1/U66/Q (XOR2X1)	0.83	1.02
f		
w1/U50/Q (AND4X1)	0.13	1.15
f		
w1/U59/QN (NAND2X0)	0.07	1.22
r		
w1/U5/Q (AND3X1)	0.10	1.32
r		
w1/U90/Q (OA21X1)	0.10	1.42
r		
w1/U55/Q (AO22X1)	0.11	1.53
r		

w1/wptra_reg[3]/D (DFFARX1)	0.03	1.56
r		
data arrival time		1.56
clock clk_in (rise edge)	1.65	1.65
clock network delay (ideal)	0.00	1.65
w1/wptra_reg[3]/CLK (DFFARX1)	0.00	1.65
r		
library setup time	-0.09	1.56
data required time		1.56
-----		
data required time		1.56
data arrival time		-1.56
-----		
slack (MET)		0.00

Startpoint: r1/rptra\_reg[0]  
(rising edge-triggered flip-flop clocked by clk\_out)  
Endpoint: r1/rptra\_reg[0]  
(rising edge-triggered flip-flop clocked by clk\_out)  
Path Group: clk\_out  
Path Type: max

Des/Clust/Port	Wire Load Model	Library
-----		
fifo	280000	saed90nm_typ
read_logic_depth7_width8	8000	saed90nm_typ

Point	Incr	Path
-----		
clock clk_out (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
r1/rptra_reg[0]/CLK (DFFARX1)	0.00	0.00 r
r1/rptra_reg[0]/Q (DFFARX1)	0.19	0.19 r
r1/U47/Q (XOR2X1)	1.56	1.75 r
r1/U43/QN (NOR4X0)	0.11	1.86 f
r1/U42/QN (NAND4X0)	0.12	1.98 r
r1/U41/QN (NOR2X0)	0.12	2.10 f
r1/U28/QN (NOR3X0)	0.12	2.22 r
r1/U27/Q (AO21X1)	0.16	2.38 r
r1/U24/QN (NOR2X0)	0.23	2.61 f
r1/U14/Q (OA21X1)	0.15	2.76 f
r1/U5/Q (AO22X1)	0.14	2.90 f
r1/rptra_reg[0]/D (DFFARX1)	0.03	2.94 f
data arrival time		2.94
clock clk_out (rise edge)	3.30	3.30
clock network delay (ideal)	0.00	3.30
r1/rptra_reg[0]/CLK (DFFARX1)	0.00	3.30 r
library setup time	-0.06	3.24

data required time	3.24
-----	-----
data required time	3.24
data arrival time	-2.94
-----	-----
slack (MET)	0.31