## Timing Report for Clk in-1 Clk out-2

\*\*\*\*\*\*\*\*\*

Report : timing
-path full
-delay max
-max paths 1

Design : fifo

Version: I-2013.12-SP5-4

Date : Mon Apr 29 23:49:37 2019

\*\*\*\*\*\*\*\*\*\*

Operating Conditions: TYPICAL Library: saed90nm\_typ

Wire Load Model Mode: enclosed

Startpoint: r2w1/r2wsync\_ff2\_reg[3]

(rising edge-triggered flip-flop clocked by clk in)

Endpoint: w1/wptr reg[0]

(rising edge-triggered flip-flop clocked by clk in)

Path Group: clk\_in Path Type: max

Des/Clust/Port Wire Load Model Library
----fifo 280000 saed90nm\_typ
write\_logic\_depth7\_width8
8000 saed90nm typ

|                                      | Point  | Incr                 | Path                                |
|--------------------------------------|--|----------------------|-------------------------------------|
| r<br>f<br>f<br>f<br>f<br>f<br>r<br>r | clock clk_in (rise edge) clock network delay (ideal) r2w1/r2wsync_ff2_reg[3]/CLK (DFFARX1) | 0.00<br>0.00<br>0.00 | 0.00<br>0.00<br>0.00                |
|                                      | r2w1/r2wsync_ff2_reg[3]/Q (DFFARX1)  | 0.19                 | 0.19                                |
|                                      | w1/r2wsync_ff2[3] (write_logic_depth7_width8)  | 0.00                 | 0.19                                |
|                                      | w1/U85/Q (XNOR2X2)   | 0.64                 | 0.83                                |
|                                      | w1/U70/Q (AND4X1)  | 0.13                 | <ul><li>0.96</li><li>1.07</li></ul> |
|                                      | w1/U69/QN (NAND2X0)  | 0.07                 | 1.14                                |
|                                      | w1/U67/Q (OA21X1)  | 0.10                 | 1.24<br>1.33                        |
|                                      |  |                      |                                     |

|             | w1/U58/Q (AO22X1)   |              | 0.10   | 1.43                                    |
|-------------|---|--------------|--|---|
| r           | w1/wptr_reg[0]/D (DFFARX1)  |              | 0.03   | 1.46                                    |
| r           | data arrival time   |              |  | 1.46                                    |
| r           | <pre>clock clk_in (rise edge) clock network delay (ideal) w1/wptr_reg[0]/CLK (DFFARX1)</pre>  |              | 1.00<br>0.00<br>0.00                         | 1.00<br>1.00<br>1.00                    |
| -           | library setup time data required time   |              | -0.09  | 0.91                                    |
| _           | data required time data arrival time  |              |  | 0.91<br>-1.46                           |
| -           | <br>slack (VIOLATED)  |              |  | -0.55                                   |
|             | Startpoint: w2r1/w2rsync_ff2_reg[7]   |              | _  |   |
|             | Des/Clust/Port Wire Load Model  | Library      |  |   |
|             | fifo 280000 read_logic_depth7_width8 8000   | saed90nm_typ |  |   |
|             | Point   |              | Incr   |   |
| f           |   |              |  | Path                                    |
| r<br>f<br>f | <pre>w2r1/w2rsync_ff2_reg[7]/Q (DFFARX1) w2r1/w2rsync_ff2[7] (sync_wr2rd_width8_d r1/w2rsync_ff2[7] (read_logic_depth7_wid</pre>  | _            | 0.00<br>0.00<br>0.00<br>0.19<br>0.00<br>0.00 | Path 0.00 0.00 0.00 0.19 0.19 0.19 0.19 |
| f           | <pre>clock network delay (ideal) w2r1/w2rsync_ff2_reg[7]/CLK (DFFARX1)  w2r1/w2rsync_ff2_reg[7]/Q (DFFARX1)  w2r1/w2rsync_ff2[7] (sync_wr2rd_width8_d r1/w2rsync_ff2[7] (read_logic_depth7_wid r1/U6/Z (NBUFFX4)  r1/U4/Q (XNOR2X1)</pre> | _            | 0.00<br>0.00<br>0.19<br>0.00                 | 0.00<br>0.00<br>0.00<br>0.19<br>0.19    |

r1/U13/QN (NAND2X0)

0.07 1.20

|   | r1/U12/QN (NOR2X0)  | 0.09                 | 1.29                 |
|---|---|----------------------|----------------------|
| r | r1/U59/QN (NOR3X0)  | 0.11                 | 1.39                 |
| f | r1/U58/Q (AO21X1)   | 0.11                 | 1.50                 |
| _ | r1/U55/QN (NOR2X0)  | 0.09                 | 1.59                 |
| r | r1/U53/Q (OA21X1)   | 0.11                 | 1.70                 |
| r | r1/U50/Q (AO22X1)   | 0.12                 | 1.82                 |
| r | r1/rptr_reg[4]/D (DFFARX1)  | 0.03                 | 1.85                 |
| r | data arrival time   |                      | 1.85                 |
| r | <pre>clock clk_out (rise edge) clock network delay (ideal) r1/rptr_reg[4]/CLK (DFFARX1)</pre> | 2.00<br>0.00<br>0.00 | 2.00<br>2.00<br>2.00 |
|   | library setup time data required time   | -0.09                | 1.91<br>1.91         |
|   |   |                      |                      |
|   | data required time data arrival time  |                      | 1.91<br>-1.85        |
|   | <br>slack (MET)   |                      | 0.06                 |