```
module fifo model #(parameter f depth=128,f width=32,ptr wdth=7) (input
clk in,clk out,flush,reset,insert,remove,input [f width-1:0]
data in, output reg [f width-1:0] data out, output reg full, empty);
reg [ptr wdth:0]rptr,wptr;
reg flush sync;
reg read enable, write enable;
reg [f width-1:0] temp data in;
reg [f width-1:0]f mem[127:0];
integer i;
always @(posedge clk in, negedge reset)
begin
      temp data in <= data in;
      if(!reset)
      begin
            empty <= 1;</pre>
            data out<=0;
            full<=0;
            rptr <=0;
            wptr<=0;
            for(i=0; i<128;i=i+1)
                  f mem[i]<=32'b0;
      end
      else if(flush)
      begin
            empty \leq 1;
            data out <= 0;
            full<=0;
            rptr <=0;
            wptr<=0;
            for (i=0; i<128; i=i+1)
                  f mem[i] <= 32 'b0;
      end
      else if(insert)
      begin
            if (wptr[ptr wdth-1:0]-1==rptr[ptr wdth-1:0]-1 &&
wptr[ptr wdth]!=rptr[ptr wdth])
            begin
            full<=1'b1;
            wptr<=wptr;
            end
            else
            begin
            #2 full<=1'b0;
            f mem[wptr[ptr wdth-1:0]]<= temp data in;</pre>
            if(wptr==8'b11111111)
                  wptr<=8'h0;
            else
                  wptr<=wptr+1;</pre>
            end
      end
      else
```

```
begin
            if(!(wptr[ptr wdth-1:0]-1==rptr[ptr wdth-1:0]-1 &&
wptr[ptr wdth]!=rptr[ptr wdth]))
                   full<=0;
            else
            begin
                  #2 full<=full;
                  wptr<=wptr;
            end
      end
end
always @(posedge clk_out , negedge reset)
begin
      if(!reset)
      begin
            empty<=1'b1;
            rptr<=1'b0;
            #4 data_out<=1'b0;
      end
      else if(flush sync)
      begin
            empty<=1'b1;
            rptr<=1'b0;
            #4 data out<=1'b0;
      end
      else if(remove)
      begin
            if(rptr[ptr wdth:0]-1==wptr[ptr wdth:0]-1)
            begin
                  empty<=1'b1;
                  rptr<=rptr;</pre>
                  #4 data out<=data out;
            end
            else
            begin
                  empty<=1'b0;
                   #4 data_out<=f_mem[rptr[ptr_wdth-1:0]];</pre>
                  if(rptr==8'b11111111)
                         rptr<=8'h0;
                  else
                         rptr<=rptr+1;</pre>
            end
            end
            else
                  begin
                         empty<=empty;</pre>
                         #4 data_out<=data_out;
                         rptr<=rptr;</pre>
                  end
end
endmodule
```