```
module read logic #(parameter depth = 7, width = 8)(input
clk out, remove, reset, syn flush, input [depth: 0]w2rsync ff2, output reg
[depth-1:0]read addr, output reg [depth:0]rptr, output reg
read enable, empty );
parameter[1:0] idle=2'b00, s0=2'b01,s1=2'b11;
reg[1:0] current state, next state;
always@(posedge clk out, negedge reset)
begin
      if(!reset)
            current state<=idle;</pre>
      else if(syn flush)
            current_state<=idle;</pre>
      else
            current state<=next state;</pre>
end
always@(*)
begin
      case(current state)
            idle:
                  if (remove)
                        next state=s0;
                  else
                        next state=idle;
            s0:
                  if (remove)
                        next state=s0;
                  else
                        next state=s1;
            s1:
                  if(remove)
                        next state=s0;
                  else
                        next state=s1;
            default:
                        next state=idle;
      endcase
end
always@(posedge clk out, negedge reset)
begin
      if(!reset)
      begin
            empty<=1'b1;
            read enable <= 0;</pre>
            read addr <= 0;</pre>
            rptr <=0;
      end
      else if(syn flush)
      begin
            empty<=1'b1;
```

```
read enable <= 0;</pre>
      read addr <= 0;</pre>
      rptr <=0;
end
else
case(current state)
      idle:
      begin
             if(w2rsync ff2[depth:0]>0)
                    empty<=1'b0;
             else
             begin
                    empty<=1'b1;
                    read enable <= 0;</pre>
                    read addr <= 0;</pre>
                    rptr <= 0;
             end
      end
      s0:
      begin
             if(rptr[depth:0] == w2rsync ff2[depth:0])
             begin
                    empty<=1'b1;
                    read enable <= 1'b0;</pre>
                    read addr <= read addr;</pre>
                    rptr <= rptr;</pre>
             end
             else
             begin
                    read addr<=rptr[width-2:0];</pre>
                    empty<=1'b0;
                    read enable<=1'b1;</pre>
                    if(rptr==8'b11111111)
                           rptr<=8'h0;
                    else
                           rptr<=rptr+1;</pre>
             end
      end
      s1:
      begin
             if(rptr[depth:0] !=w2rsync ff2[depth:0])
                    empty<=1'b0;
      else
      begin
             empty<=empty;
             rptr<=rptr;</pre>
             read enable<=1'b0;</pre>
             read addr<=read addr;</pre>
      end
      end
```

end endmodule