```
read file -format verilog {"fifo.v"}
analyze -format verilog {fifo.v}
elaborate fifo -architecture verilog
set current design fifo
link
create clock "clk in" -period 1 -name "clk in"
set input delay -clock clk in -max -rise 0.4 "insert"
set input delay -clock clk in -min -rise 0.2 "insert"
set_input_delay -clock clk in -max -rise 0.4 "flush"
set_input_delay -clock clk_in -min -rise 0.2 "flush"
set input delay -clock clk in -max -rise 0.4 "data in"
set input delay -clock clk in -min -rise 0.2 "data in"
set output delay -clock clk in -max -rise 0.4 "full"
set output delay -clock clk in -min -rise 0.2 "full"
create clock "clk out" -period 2 -name "clk out"
set input delay -clock clk out -max -rise 0.4 "remove"
set input delay -clock clk out -min -rise 0.2 "remove"
set_output_delay -clock clk_out -max -rise 0.4 "empty"
set output delay -clock clk out -min -rise 0.2 "empty"
set output delay -clock clk out -max -rise 0.4 "data out"
set output delay -clock clk out -min -rise 0.2 "data out"
set dont touch network "clk in"
set dont touch network "clk out"
set \max area 0
set_false_path -from [get_clocks {clk in}] -to [get clocks {clk out}]
set operating conditions -library "saed90nm typ" "TYPICAL"
compile -map effort high -boundary optimization
report attribute > report1
report area > report2
report constraints -all violators > report3
report timing -path full -delay max -max paths 1 -nworst 1 > report4
report_timing -path full -delay min -max paths 1 -nworst 1 > report5
```