```
module sync wr2rd #(parameter width =8, depth = 7)
(input[depth:0] wptr,input clk out,reset,flush, output reg[depth:0]
w2rsync ff2, output reg syn flush);
reg [depth:0] w2rsync_ff1;
reg sync flush1;
always @(posedge clk out, negedge reset)
begin
      if(!reset)
      begin
            w2rsync_ff2 \ll 0;
            w2rsync ff1 <= 0 ;
      end
      else
      begin
            w2rsync ff1 <= wptr ;</pre>
            w2rsync ff2 <= w2rsync ff1;</pre>
      end
end
always @(posedge clk out, negedge reset)
begin
if(!reset)
      syn_flush<=0;</pre>
else
begin
            sync flush1 <= flush ;</pre>
            syn_flush<= sync_flush1;</pre>
end
end
endmodule
```