


CXL kernel-path validation  
(BG1 LS=384 AVX2 l=20, median of 3 runs)



*Node0 vs node1  $\Delta = 53 \mu\text{s}/\text{CB}$  within  $\pm 100 \mu\text{s}$  noise band  
QEMU memory-backend-file does not model CXL.mem latency*