
## **EE5323 HOMEWORK #2: SCAN CHAIN DESIGN**


KARTHESHWAR SHANMUGA SUNDARAM 5569005

#### I.SCHEMATIC FOR SCAN CHAIN INVIRTUOSO




As seen in the schematic a D flip flop and three inverters (Ix Inverter) are used. The output at each stage is Q. Bus notation is used to create an array of 100 stage scan-chain

#### LAYOUT SECTION FOR 100 STAGE SCAN CHAIN




- The layout consists on D Flip-Flip and 3 inverter.
- The connection between these elemets is done using metal M1
- The clock of each D Flip-Flopis is connected by Metal M2 and VIA
- Tap cell is placed every after every 9 cycle, considering worst case scenario of max drive strength of 13x Inverter
- Labels CLK, VDD, VSS, IN, and output are placed

# LAYOUT-- SHOWING METAL LAYERS TO INDICATE CONNECTIONS (I X INVERTER)



# LAYOUT-- SHOWING METAL LAYER TO INDICATE CONNECTIONS (13 X INVERTER)




#### DRC PASS SNAPSHOT FOR (I X INVERTER)

```
=== CALIBRE::DRC-H SUMMARY REPORT
Execution Date/Time:
                      Wed Oct 2 22:54:27 2019
                      v2015.2_19.13 Wed May 13 18:26:03 PDT 2015
Calibre Version:
Rule File Pathname:
                      /home/class/shanm107/asap7_rundir/_drcRules_calibre_asap7.rul_
Rule File Title:
Lavout Sustem:
Layout Path(s):
                      scan_lab2.calibre.db
Layout Primary Cell:
                      scan_lab2
                      /home/class/shanm107/asap7_rundir
Current Directory:
User Name:
                      shanm107
Maximum Results/RuleCheck:
Maximum Result Vertices:
DRC Results Database:
                      scan_lab2.drc.results (ASCII)
Layout Depth:
                      ALL
Text Depth:
Summary Report File:
                      scan lab2.drc.summary (REPLACE)
                      ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO
Geometry Flagging:
                      NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping:
                      COMMENT TEXT + RULE FILE INFORMATION
                      MEMORY-BASED
Keep Empty Checks:
 --- RUNTIME WARNINGS
 --- ORIGINAL LAYER STATISTICS
RULECHECK M9.1.1 ... TOTAL Result count = 0 (0)
RULECHECK V8.W.1 ... TOTAL Result count = 0 (0)
RULECHECK V8.M8.EN.1 ...... TOTAL Result Count = 0 (0)
RULECHECK V9.M9.EN.1 ...... TOTAL Result Count = 0 (0)
RULECHECK V9. PAD.EN.2 ...... TOTAL Result Count = 0 (0)
RULECHECK V9.AUX.1 ...... TOTAL Result Count = 0 (0)
 --- RULECHECK RESULTS STATISTICS (BY CELL)
TOTAL CPU Time:
TOTAL REAL Time:
TOTAL Original Layer Geometries: 989 (35748)
TOTAL DRC RuleChecks Executed:
TOTAL DRC Results Generated:
```


\_\_\_\_\_\_

/-	Those All B No Results Found	
Il as	Check / Cell	Results
	Check GEOMETRY NONORTHOGONAL	0
1	Check WELL W.1	0
1	Check WELL.W.2	o o
1	Check WELL S.1	0
1	Check WELL 8.2	0
1	Check WELL A.1A	0
1	Check WELLA I B	o
1	Check WELL, GATE, EX.1	0
1	Check WELL GATE EX.2	0
1	Check FIN.W.1	0
1	Check FIN.W.2	0
1	Check FIN 5.1	0
1	Check FIN.AUX.1	io i
1	Check GATE W.1	0
1	Check GATE.W.2	0
1	Check GATE S.1	0
1	Check GATE 8.2	0
1	Check GATE 5.3	0
4	Check GATE AUX.1	0
1	Check GATE AUX 2	0
1	Check GATE ACTIVE AUX 3	0
1	Check GATE ACTIVE EX.1	0
	Check GATE ACTIVE EX.2	o o
1	Check GATE ACTIVE S.4	0
1	Check ACTIVE FIN EX.1	o o
1	Check ACTIVE W.1	0
1	Check ACTIVE W.2	0
1	Check ACTIVE.W.3	0
1	Check ACTIVE 9.1	0
1	Check ACTIVE 8.2A	io io
1	Check ACTIVE 5.28	0
1	Check ACTIVE WELL S.4	0
1	Check SRAM.ACTIVE.WELL.S.5	0
1	Check ACTIVE WELL EN.1	0
1	Check SRAM.ACTIVE.WELL.EN.2	o
1	Check ACTIVE.A.1A	0
1	Check ACTIVE A 18	0
1	Check SRAM ACTIVE A 2A	0


## DRC PASS SNAPSHOT FOR (13 X INVERTER)



#### LVS PASSING SNAPSHOT




### POST LAYOUT SIMULATION (WITH I X INVERTER)



- INPUT is given as VDD (constant)
- The figure shows the output signal,
   OUT<98>,
   OUT<97>,OUT<96</li>
   >, OUT<95>, Clock,
   Input in PVT
   condition mentioned at slide 14

## POST LAYOUT SIMULATION (WITH I X INVERTER)




INPUT is given as VDD (constant)

The figure shows the OUT<0>,
OUT<1>,OUT<2>,
OUT<3>, CLK in PVT condition mentioned at slide 14


# POST LAYOUT SIMULATION (WITH I X INVERTER)

- At raising edge #I indicated in the graph input=I,output of DFFI=0, so output of DFFI=I,DFF2=0
- At raising edge #2 indicated in the graph input=0,output of DFF=1,so output of DFF1=0,DFF2=1
- At raising edge #3 indicated in the graph input=0,output of DFF1=0, so output of DFF1=0, DFF2=0
- At raising edge #4 indicated in the graph input=1,output of DFF1=0, so output of DFF1=1,DFF2=0
- At raising edge #5 indicated in the graph input=0, output of DFFI=1, so output of DFFI=0, DFF2=1



# POST LAYOUT PROPAGATION DELAY FOR EACH D-FLIPFLOP (WITH I X INVERTER)

- The input at the first D-Flip Flop is taken at the first raising edge.
- It takes approximately 45ps for the output to reflect after the raising edge is detected for first Flip flop.
- The output is reflected 48ps after the raising edge is detected for second Flip flop.



#### POST LAYOUT SIMULATION PVT


Simulation is run at 110 degree

VDD=0.7V

The input is given in slide 9, 10 is VDD, slide 11 is a pulse.

Clock is given a pulse of 0->0.7V with a total period of 600ps and on time of 300 ps

#### SIMULATION OF SCHEMATIC FOR 100 STAGE SCAN CHAIN



#### FILES ATTACHED

- SKILL Code : Kartheshwar\_create\_arr.il
- Post layout simulation Files: scan\_lab2.pex.netlist.SCAN\_LAB2.pxi, scan\_lab2.pex.netlist.pex, scan\_lab2.pex.netlist
- Run file for layout: runinv.sp
- Run file for schematic: runinv\_sch.sp